



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)
Sapthagiri College of Engineering
(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

| | |
|---------------------|---|
| Academic Year | 2015-2016 |
| Branch | Electronics and Communication Engineering |
| Name of the Student | Lavanya P |
| USN | 15G16EC048 |

Rate the curriculum/syllabus on the following Points

| SL NO | Statements | Excellent | Very good | Good | Average | Below Average |
|-------|---|---|-----------|------|---------|---------------|
| | | 5 | 4 | 3 | 2 | 1 |
| 1 | How do you rate the syllabus of the courses that you have studied in relation to the competencies expected out of the course? | ✓ | | | | |
| 2 | How do you rate the allocation of the credits to the courses? | | ✓ | | | |
| 3 | Relevance for implementation in projects | | | ✓ | | |
| 4 | How do you rate the electives offered in relation to the technological advancements? | ✓ | | | | |
| 5 | How do rate the evaluation scheme designed for each of the course? | | | | ✓ | |
| 6 | How do you rate the percentage of courses having LAB components? | ✓ | | | | |
| 7 | Curriculum is sufficient to make you analyze the engineering problems and its suitable solution | | | ✓ | | |
| 8 | Suggestions (if any) | I suggest to have more programs to check LVS, DRC & DRC of the IC's | | | | |

Suggestions: Overall, the lab was a good exposure for us regarding the design of chips, verification of the IC design flow etc. but I suggest to have more programs in designing to check LVS, DRC & DRC of the IC's

Signature

Lavanya P

Principal

Sapthagiri College of Engineering
Chikkasandra, Hosaraghatta Road,
Bengaluru - 560 057

Principal

Sapthagiri College of Engineering
Chikkasandra, Hosaraghatta Main Road
Bengaluru - 560 057



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)
Sapthagiri College of Engineering
(Affiliated to Vjvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

| | |
|---------------------|-------------------------------|
| Academic Year | 2018-2019 |
| Branch | Electronics and Communication |
| Name of the Student | Nayana T.R |
| USN | 15G16EC062 |

Rate the curriculum/sy labus on the following Points

| SL NO | Statements | Excellent | Very good | Good | Average | Below Average |
|-------|---|--|-----------|------|---------|---------------|
| | | 5 | 4 | 3 | 2 | 1 |
| 1 | How do you rate the syllabus of the courses that you have studied in relation to the competencies expected out of the course? | ✓ | | | | |
| 2 | How do you rate the allocation of the credits to the courses? | | | ✓ | | |
| 3 | Relevance for implementation in projects | | ✓ | | | |
| 4 | How do you rate the electives offered in relation to the technological advancements? | | | | ✓ | |
| 5 | How do rate the evaluation scheme designed for each of the course? | | ✓ | | | |
| 6 | How do you rate the percentage of courses having LAB components? | | | ✓ | | |
| 7 | Curriculum is sufficient to make you analyze the engineering problems and its suitable solution | ✓ | | | | |
| 8 | Suggestions (if any) | Number of hours should be increased because, the programs are consume much more time. | | | | |

Suggestions:

- As I ~~see~~ know theory, practical Labs provide me to gain more knowledge about working industry

Signature

Principal

Sapthagiri College of Engineering
Chikkasandra, Hesaraghatta Road,
Bangalore- 560 057

Principal

Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bangalore - 560 057



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)
Sapthagiri College of Engineering
(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

| | |
|---------------------|------------------------------|
| Academic Year | 2015-16 |
| Branch | Electronic And Communication |
| Name of the Student | H.N. Bhavana Jain |
| USN | 1SG13EC032 |

Rate the curriculum/sylabus on the following Points

| SL NO | Statements | Excellent | Very good | Good | Average | Below Average |
|-------|--|-----------|-----------|------|---------|---------------|
| | | 5 | 4 | 3 | 2 | 1 |
| 1 | How do you rate the sylabus of the courses that you have studied in relation to the competencies expected out of the course? | | ✓ | | | |
| 2 | How do you rate the allocation of the credits to the courses? | | ✓ | | | |
| 3 | Relevance for implementation in projects | ✓ | | | | |
| 4 | How do you rate the electives offered in relation to the technological advancements? | ✓ | | | | |
| 5 | How do rate the evaluation scheme designed for each of the course? | | ✓ | | | |
| 6 | How do you rate the percentage of courses having LAB components? | ✓ | | | | |
| 7 | Curriculum is sufficient to make you analyze the engineering problems and its suitable solution | | ✓ | | | |
| 8 | Suggestions (if any) | | | | | |

Suggestions: → Prescribe to syllabus needs to maintain industrial standards.

Bhavana H.N.
Signature

→ There is much gap between industrial requirement & syllabus

→ FPGA design environment is very brief.

Principal

Sapthagiri College of Engineering
Chikkasandra, Hesaraghatta Road,
Bangalore - 560 057

Principal

Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bangalore - 560 057



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)
Sapthagiri College of Engineering
 (Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

FACULTY FEEDBACK ON CURRICULUM

This questionnaire is intended to collect information relating to your satisfaction towards the curriculum, teaching, learning and evaluation. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

| | |
|---------------------|------------------------------------|
| Academic Year | 2015-16 |
| Branch | ECE |
| Name of the Faculty | SHOBHA H. |
| Designation | Asst Prof |
| Subject/Sub. code | Fundamentals of CMOS VLSI (10EC56) |

Rate the curriculum/syllabus on the following Points

| SL NO | Statements | Excellent | Very good | Good | Average | Below Average |
|-------|--|-----------|-----------|------|---------|---------------|
| | | 5 | 4 | 3 | 2 | 1 |
| 1 | Do you feel that the curriculum is defined in a way to clarify your teaching goals and what you expect your students to learn? | ✓ | | | | |
| 2 | Is the curriculum sufficient to bridge the gap between industry standards /current global scenarios and academics? | | | ✓ | | |
| 3 | Is the timely coverage of curriculum possible in the mentioned number of hours? | | ✓ | | | |
| 4 | Sufficient reference material and books are available for the topics mentioned in the curriculum? | ✓ | | | | |
| 5 | The evaluation methods mentioned in the curriculum are sufficient for providing proper assessment? | | ✓ | | | |
| 6 | Curriculum is suitable to the course | | ✓ | | | |
| 7 | The curriculum/course of this subject increased my knowledge and perspective in the subject area | | | ✓ | | |

Suggestions: *To meet industry requirement in area of VLSI design, certification course is required for students.

Signature

Principal
 Sapthagiri College of Engineering
 Chikkasandra, Hesaraghatta Road,
 Bangalore- 560 057



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)
Sapthagiri College of Engineering
 (Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

ALUMNI FEEDBACK ON CURRICULUM

We are glad that you have spent valuable years pursuing courses of your choice at SCE. We shall be thankful if you can spare some of your valuable time to fill up this feedback form and give us valuable suggestions for further improvement of the College. Your valuable inputs will be of great use to improve the quality of our academic programs and enhance the credibility of our Institution. Rate the adequacy of following as they were during your tenure as a student

| | |
|---------------------|-------------|
| Year of Passing | 2012 |
| Branch | ECE |
| Name | T V Swaroop |
| Status : Work/Study | WORK INTEL |
| Phone no. | 8105024241 |

Rate the curriculum/syllabus on the following Points

| SL NO | Statements | Excellent | Very good | Good | Average | Below Average |
|-------|--|-----------|-----------|------|---------|---------------|
| | | 5 | 4 | 3 | 2 | 1 |
| 1 | When you compare yourself with other counterparts from other Institution, you feel that you got most of all the facilities which is not available in other Institution | | | ✓ | | |
| 2 | Learning value (in terms of skills, concepts, knowledge, analytical abilities or broadening perspectives) | | | | ✓ | |
| 3 | Curriculum is sufficient to make you analyze the engineering problems and its suitable solution | | | | ✓ | |
| 4 | How do you rate the learning experience in terms of their relevance to the real life application | | | | ✓ | |
| 5 | Ability to work in teams | | | ✓ | | |
| 6 | Ability to link theory to practice | | | | ✓ | |
| 7 | How do you rate the course/curriculum content that you have learnt in relation to your current job | | | | ✓ | |
| 8 | Compatibility with industry standards | | | | ✓ | |

Principal
 Sapthagiri College of Engineering
 14/5, Chikkaandra, Hebbal, Bengaluru - 560 087

Suggestions: ① The curriculum for VLSI concepts need to be broadened.

② Syllabus should cover Static-Timing analysis of Digital circuits. Knowledge in this domain is highly valued in industry.

③ There should be some chapters on die fabrication & power delivery to chip.

④ Syllabus should focus more on Short-channel effects, FIN-FET's & Silicon on Insulator technology.

Swaroop
 Signature





Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING


CIRCULAR

Date: 23/05/2016

This is to inform that there will be a meeting of Academic committee members for analyzing curriculum syllabus of academic year 2016-17. The meeting is scheduled on 24/05/2016 at 10.30 AM in HODs chamber.

| Sl No. | Faculty Name | Designation | Signature |
|--------|--------------------------|---------------------|---|
| 1. | Prof. Agalya P. | Associate Professor |  |
| 2. | Prof. Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Assistant Professor |  |


 Principal
 Sapthagiri College of Engineering
 #14/5, Chikkasandra, Hesaraghatta Main Road
 Bengaluru - 560 057


 HOD
 Head of the Department
 Electronics & Communication
 Sapthagiri College of Engineering
 Bangalore - 560 057.

Date: 24/05/2016





MINUTES OF MEETING

With reference to circular dated on 23/05/2016, the academic committee member assembled in HODs chamber for addressing the following agenda.

Agenda:

- Reviewing the department curriculum syllabus of Academic Year 2016-17
- Reviewing the feedback analysis of various stake holders of the academic year 2015-16
- Identifying the gaps in the syllabus
- Action to be taken for the identified gaps.

During the meeting the following members were present

| Sl No. | Faculty Name | Designation | Signature |
|--------|--------------------------|---------------------|---|
| 1. | Prof. Agalya P. | Associate Professor |  |
| 2. | Prof. Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Assistant Professor |  |

The following points were discussed in the meeting

1. The committee members reviewed the department curriculum syllabus.
2. The committee members discussed about the feedback analysis of department curriculum syllabus.
3. The members identified the gaps based on the analysis.
4. The following actions were taken for the gaps that are identified.

| SL.NO | SEM | Course Title | Identified Gap |
|-------|--------|--------------------------|---|
| 1 | VI-A/B | Fundamental of CMOS VLSI | Lack of practical implementation concepts |

Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Action Taken:

Based on the feedback obtained from Students, Faculty, Alumni and employer and analysis of syllabus by department academic committee members, it was decided to conduct certification course on VLSI - ASIC Design to overcome the gaps identified in the syllabus.



HOD, ECE

Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057



Principal

Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

Sapthagiri College of Engineering
#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 27/05/2016

To

IQAC Coordinator
Sapthagiri College of Engineering
Bengaluru-560 057

Respected sir/madam,


Subject: Requisition for conduction of certification course and approval from Governing Council.


With respect to the Academic committee members meeting held for analyzing department curriculum/syllabus for the academic year 2016-17. The committee members identified few gaps after analyzing the syllabus and feedback from the stakeholders. To bridge the gaps identified in the curriculum, the committee members decided to conduct a certification course on VLSI - ASIC Design from 25.07.2016 to 29.07.2016 for the academic year 2016-17. So, I request you to forward and get the approval from the governing council for the same.

Thanking You,

Enclosure: Budget Proposal.

*Forwarded for the
GC approval for certification
course*


HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

Sapthagiri College of Engineering
#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 27-05-2016

To,

THE IQAC Coordinator
Sapthagiri College of Engineering
Bangalore - 560057.

Respected Sir,

Subject: Budget Proposal for conduction of certification program on "VLSI - ASIC Design"

The Budget Proposal for conduction a certification program on" VLSI - ASIC Design" from 25-07-2016 to 23-07-2016 is hereby enclosed for your kind consideration and approval.

The details of the Recurring budget are given as follows:

Recurring Amount:

| Sl. No. | Description | Quantity | Amount in Rs. |
|---------|--------------|-----------------|---------------|
| 1 | Bouquet | 1 | 200 |
| 2 | Certificates | No. of Students | 1500 |
| 3 | Others | | 1000 |
| Total | | | 2700 |

*Forwarded for the
GEC approval for certification
[Signature]*

[Signature]
HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057.

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057





Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 12-07-2016

CIRCULAR

This is to inform that the following Academic Committee members are requested to attend the meeting on 13/07/2016 at 10.30AM in the HODs chamber to decide the syllabus and the lesson plan for the certification program on "VLSI - ASIC Design"

| Sl No. | Faculty Name | Designation | Signature |
|--------|--------------------------|---------------------|---|
| 1. | Prof. Agalya P. | Associate Professor |  |
| 2. | Prof. Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Associate Professor |  |


HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057.


Principal
Sapthagiri College of Engineering
#14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

Sapthagiri College of Engineering
#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 12-07-2016

To,

Mr.Venkatesh
Intel Technology India Private limited
Lead Engineer
Bangalore

Respected Sir,

Subject: Invitation as a "Guest Speaker" in certification program and to attend meeting to discuss about the certification program

Department of Electronics & Communication Engineering have planned to conduct a certification program titled "VLSI - ASIC Design" for 7th semester students from 25-07-2016 to 29-07-2016. In this connection, we are privileged to invite you as a guest speaker on the above mentioned topic.

Thanking you for your kind acceptance to our request on phone. We request you to attend the meeting to discuss about the conduction of certification course on 13/07/2016 at 10:30 AM. We look forward to welcome you at SCE.

Thanking you


Yours faithfully

HOD

Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

13-07-2016

Minutes of Meeting

A meeting was conducted on 13-07-2016 in ECE HOD's Chamber to discuss and approve the syllabus & schedule of the 5 days Certification Course for VII semester ECE Students.

- **Course Title :** VLSI - ASIC Design
- **Resource Personnel :** Mr. Venkatesh, Lead Engineer, Intel Technology India Pvt. Ltd. Bangalore & team
- **Course Duration & Date:** 5 Days from 25-07-2016 to 29-07-2016

Syllabus & Schedule of the certification program

| Date | Time | Topics | Hours |
|------------|---------------------|---|----------|
| 25.07.2016 | 8:30 AM - 10:15 AM | Introduction to VLSI Design, Full custom, Semi custom, ASIC and FPGA design. | 6.30hrs. |
| | 10:30 AM - 12:30 AM | Fundamentals of Digital IC Design, VLSI Design flow -Overview, Semicustom IC Design - Requirements | |
| | 1:30PM - 3PM | ASIC Design flow, RTL Synthesis of HDL - Synthesis guidelines, Synthesis and Simulation Mismatches | |
| | 3:15PM - 4:30pm | Hands on session on getting started with RTL Compiler | |
| 26.07.2016 | 8:30 AM - 10:15 AM | Gate Level Netlist-Concepts and key terminologies, Functional Simulation and synthesis of the given design | 6.30hrs. |
| | 10:30 AM - 12:30 AM | Functional Simulation and synthesis of the given design: Hands on | |
| | 1:30PM - 3PM | RTL Synthesis of a given design block: Hands on | |
| | 3:15PM - 4:30pm | RTL Synthesis of a given design block: Hands on | |
| 27.07.2016 | 8:30 AM - 10:15 AM | Physical Design flow - Theory Concepts and Tool, Basics of Physical Design - PVT Corners, Inputs for PD, Basics of Chip | 6.30hrs. |
| | 10:30 AM - 12:30 AM | Fabrication, Timing, Clock Gating, Interpreting the Design Specifications | |

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057






Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057


ELECTRONICS AND COMMUNICATION ENGINEERING

| | | | |
|------------|---------------------|---|----------|
| | 1:30PM – 3PM | Physical Design flow – Netlist & Floor planning, Placement Analysis of individual blocks of a design: Hands on | |
| | 3.15PM – 4.30pm | Netlist and Floor planning: Hands on | |
| 28.07.2015 | 8:30 AM - 10:15 AM | Physical Design flow and Physical Verification | 6.30hrs. |
| | 10:30 AM – 12:30 AM | Physical Design flow – Clock Tree Synthesis (CTS) | |
| | 1:30PM – 3PM | Physical Design flow – Routing | |
| | 3.15PM – 4.30pm | Routing | |
| 29.07.2015 | 8:30 AM - 10:15 AM | Physical Verification – Design Rule Check (DRC) and Layout Versus Schematic (LVS) checks | 6.30hrs. |
| | 10:30 AM – 12:30 AM | Hands on session: Routing | |
| | 1:30PM – 3PM | Hands on session: Physical Verification | |
| | 3.15PM – 4.30pm | Hands on session: Physical Verification | |

The following members were present in the meeting and the syllabus and lesson plan for the certification program has been decided.

| Sl. No. | Faculty Name | Designation | Signature |
|---------|--------------------------|---------------------|---|
| 1. | Prof.Agalya P. | Associate Professor |  |
| 2. | Prof.Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Assistant Professor |  |
| 5. | Mr.Venkatesh | Guest Speaker |  |


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru – 560 057


HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bengaluru – 560 057

18.07.16

NOTICE

As a part of programming skill development Department of Electronics and Communication Engineering is conducting Five days Certification Course on “VLSI - ASIC Design” from 25-07-2016 to 29-07-2016. VII semester students of ECE are informed to attend the course compulsorily.



HOD

Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057.



Principal

Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bangalore - 560 057

Academic Year: 2016-17

List of Students enrolled for the certification course on "VLSI – ASIC Design"

| Sl. No | USN | Name of the Students | Semester & Sec |
|--------|------------|------------------------|----------------|
| 1. | ISG12EC122 | YOGESH N | VII A |
| 2. | ISG13EC001 | A NITHIN KUMAR | VII A |
| 3. | ISG13EC002 | AASHISH BIRADAR | VII A |
| 4. | ISG13EC005 | ABHISHEK N R | VII A |
| 5. | ISG13EC006 | ADARSH S | VII A |
| 6. | ISG13EC007 | AISHWARYA R | VII A |
| 7. | ISG13EC003 | AKASH PRABHAKAR | VII A |
| 8. | ISG13EC011 | ALI ASGAR KHAN | VII A |
| 9. | ISG13EC013 | AMAN MAKRANI | VII A |
| 10. | ISG13EC014 | AMBIKA R B | VII A |
| 11. | ISG13EC015 | ANJALI RAJ | VII A |
| 12. | ISG13EC016 | ANKUR ANAND | VII A |
| 13. | ISG13EC017 | ANUPAMA M A | VII A |
| 14. | ISG13EC008 | ARCHANA PANIGRAHI | VII A |
| 15. | ISG13EC021 | ARPITHA H S | VII A |
| 16. | ISG13EC023 | BABA FAKRUDDIN R | VII A |
| 17. | ISG13EC024 | BENAKA PRASAD S T | VII A |
| 18. | ISG13EC025 | BHARATH V | VII A |
| 19. | ISG13EC027 | CHITHRA H S | VII A |
| 20. | ISG13EC028 | DASHAVANTH K | VII A |
| 21. | ISG13EC030 | GAURAV RANJAN | VII A |
| 22. | ISG13EC031 | GUNA SHEKAR G | VII A |
| 23. | ISG13EC033 | HARSH KOTHARI | VII A |
| 24. | ISG13EC034 | HARSHITHA R | VII A |
| 25. | ISG13EC035 | JAYANTHI SRI HARIPRIYA | VII A |
| 26. | ISG13EC036 | KALPANA K | VII A |
| 27. | ISG13EC037 | KARAN BHARTI | VII A |
| 28. | ISG13EC033 | KARTHIK H R | VII A |
| 29. | ISG13EC039 | KAVANA S THEERTHA | VII A |
| 30. | ISG13EC040 | KAVYASHREE K T | VII A |
| 31. | ISG13EC041 | KHUSHBU | VII A |
| 32. | ISG13EC042 | KOMALA B | VII A |
| 33. | ISG13EC043 | KUSHAL GOWDA B | VII A |
| 34. | ISG13EC044 | LAVANYA M | VII A |
| 35. | ISG13EC045 | M ABHILASH | VII A |
| 36. | ISG13EC049 | MAHADEVA N | VII A |
| 37. | ISG13EC050 | MANASA J | VII A |
| 38. | ISG13EC053 | MANISHA S | VII A |
| 39. | ISG13EC054 | MEGHANA H V | VII A |
| 40. | ISG13EC055 | MINAKSHI KUMARI | VII A |
| 41. | ISG13EC057 | NAGAVENI H | VII A |
| 42. | ISG13EC058 | NAMRATHA | VII A |

Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
Electronics and Communication Engineering

| | | | |
|-----|------------|-----------------------|-------|
| 43. | ISG13EC059 | NANCY M | VII A |
| 44. | ISG13EC061 | NEHA KAMATH G | VII A |
| 45. | ISG13EC062 | NETHRAVATHI V | VII A |
| 46. | ISG13EC063 | NIKHIL NARAYANA K | VII A |
| 47. | ISG13EC064 | NISHA K MERTA | VII A |
| 48. | ISG13EC065 | NITHIN J | VII A |
| 49. | ISG13EC066 | P BOUNESH | VII A |
| 50. | ISG14EC403 | CHANDRASHEKAR GOWDA | VII A |
| 51. | ISG14EC404 | DIWAKARA | VII A |
| 52. | ISG14EC405 | ESHWAR M | VII A |
| 53. | ISG14EC406 | GANGARAM B P | VII A |
| 54. | ISG14EC407 | HARINI C | VII A |
| 55. | ISG14EC408 | HARSHITHA B N | VII A |
| 56. | ISG13EC127 | GOWTHAM N | VII A |
| 57. | ISG13EC128 | ANUP KUMAR | VII A |
| 58. | ISG13EC129 | RAJU B L | VII A |
| 59. | ISG13EC130 | NIKKHILESH | VII A |
| 60. | ISG09EC071 | SUNITH VEERESH | VII B |
| 61. | ISG10EC080 | SHRUTHI B J | VII B |
| 62. | ISG11EC007 | AMRIT RAJ | VII B |
| 63. | ISG11EC019 | CHANDRASHEKARA N | VII B |
| 64. | ISG11EC049 | PAVAN P(YB) | VII B |
| 65. | ISG11EC079 | SOURABH KUMAR SINGH | VII B |
| 66. | ISG12EC411 | MURUGESH P D | VII B |
| 67. | ISG13EC401 | AKSHATHA V P | VII B |
| 68. | ISG13EC407 | CHAITHRA G C | VII B |
| 69. | ISG13EC418 | RAFI J | VII B |
| 70. | ISG12EC072 | PRAJWALA S | VII B |
| 71. | ISG12EC120 | VIVEK KUMAR SINGH | VII B |
| 72. | ISG13EC067 | P PRAJWAL | VII B |
| 73. | ISG13EC070 | PRASHANT KUMAR RAJPUT | VII B |
| 74. | ISG13EC071 | PRAVESH P JAIN | VII B |
| 75. | ISG13EC073 | PRIYA B U | VII B |
| 76. | ISG13EC074 | PRIYA K R | VII B |
| 77. | ISG13EC076 | PRIYA V | VII B |
| 78. | ISG13EC077 | PRIYANKA G | VII B |
| 79. | ISG13EC078 | PRIYANKA M | VII B |
| 80. | ISG13EC079 | PRIYANKA N H | VII B |
| 81. | ISG13EC080 | PRUTHVI U | VII B |
| 82. | ISG13EC081 | RAHUL | VII B |
| 83. | ISG13EC082 | RAHUL KUMAR V | VII B |
| 84. | ISG13EC084 | RAKESH BHAT K H | VII B |
| 85. | ISG13EC085 | RAKESH J | VII B |
| 86. | ISG13EC086 | RAKESH M PEEDI | VII B |
| 87. | ISG13EC092 | ROOPAISHWARYA T B | VII B |
| 88. | ISG13EC093 | S SHARAN | VII B |
| 89. | ISG13EC094 | SAHANA N | VII B |

Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
Electronics and Communication Engineering

| | | | |
|------|------------|------------------------|-------|
| 90. | ISG13EC096 | SANJAY M E | VII B |
| 91. | ISG13EC097 | SAROJ KUMAR SINGH | VII B |
| 92. | ISG13EC099 | SHARIQUE ANWAR | VII B |
| 93. | ISG13EC101 | SHOBHA R | VII B |
| 94. | ISG13EC102 | SHRAVAN ASHOK | VII B |
| 95. | ISG13EC104 | SHRUTHI B | VII B |
| 96. | ISG13EC106 | SHYAM SEBASTIN | VII B |
| 97. | ISG13EC108 | SONIA YADAV | VII B |
| 98. | ISG13EC109 | SPOORTHY Y | VII B |
| 99. | ISG13EC110 | SRIMOYE SANJOY PAL | VII B |
| 100. | ISG13EC111 | SUKHPREET KAUR | VII B |
| 101. | ISG13EC112 | SUNIL KUMAR PATIL | VII B |
| 102. | ISG13EC113 | SUPRITH M | VII B |
| 103. | ISG13EC114 | SUSHMA N | VII B |
| 104. | ISG13EC115 | SUSHMITHA R | VII B |
| 105. | ISG13EC117 | V MEGHANA MENON | VII B |
| 106. | ISG13EC118 | VARALAKSHMI H C | VII B |
| 107. | ISG13EC119 | VEENA R | VII B |
| 108. | ISG13EC120 | VENKATESH G | VII B |
| 109. | ISG13EC121 | VIKAS MUDGAL | VII B |
| 110. | ISG13EC123 | VISHWAJITH V BHARADWAJ | VII B |
| 111. | ISG13EC125 | YASHWANTH K HEGDE | VII B |
| 112. | ISG13EC126 | YOGESH N | VII B |
| 113. | ISG14EC410 | PREETHI | VII B |
| 114. | ISG14EC411 | PREMANJALI V | VII B |
| 115. | ISG14EC415 | RAVI K | VII B |
| 116. | ISG14EC416 | SACHIN S | VII B |
| 117. | ISG14EC417 | SOUJANYA G A | VII B |
| 118. | ISG14EC418 | SRINIVAS T | VII B |
| 119. | ISG14EC420 | SWATHI CHOUGALA | VII B |


Coordinator


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru – 560 057

HOD

Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bengaluru - 560 057

Academic Year: 2016-17

List of Students enrolled for the certification course on "VLSI - ASIC Design"

| Sl. No | USN | Name of the Students | 25.07.2016 | | 26.07.2016 | | 27.07.2016 | | 28.07.2016 | | 29.07.2016 | |
|--------|------------|------------------------|------------|----|------------|----|------------|----|------------|----|------------|----|
| | | | MS | AS | MS | AS | MS | AS | MS | AS | MS | AS |
| 1. | ISG12EC122 | YOGESH N | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 8 |
| 2. | ISG13EC001 | A NITHIN KUMAR | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 3. | ISG13EC002 | AASHISH BIRADAR | 1 | 2 | 3 | 4 | 4 | 5 | 6 | 6 | 7 | 8 |
| 4. | ISG13EC005 | ABHISHEK N R | 1 | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 |
| 5. | ISG13EC006 | ADARSH S | 1 | 2 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 |
| 6. | ISG13EC007 | AISHWARYA R | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 7. | ISG13EC008 | AKASH PRABHAKAR | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 8. | ISG13EC011 | ALI ASGAR KHAN | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 6 | 7 | 8 |
| 9. | ISG13EC013 | AMAN MAKrani | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 10. | ISG13EC014 | AMBIKA R B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11. | ISG13EC015 | ANJALI RAJ | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 12. | ISG13EC016 | ANKUR ANAND | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 9 |
| 13. | ISG13EC017 | ANUPAMA M A | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 8 |
| 14. | ISG13EC018 | ARCHANA PANIGRAHI | 1 | 2 | 3 | 4 | 5 | 6 | 6 | 7 | 8 | 9 |
| 15. | ISG13EC021 | ARPITHA H S | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 6 | 7 | 8 |
| 16. | ISG13EC023 | BABA FAKRUDDIN R | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 17. | ISG13EC024 | BENAKA PRASAD S T | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 18. | ISG13EC025 | BHARATH V | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 7 | 8 |
| 19. | ISG13EC027 | CHITHRA H S | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 20. | ISG13EC028 | DASHAVANTH K | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 21. | ISG13EC030 | GAURAV RANJAN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 22. | ISG13EC031 | GUNA SHEKAR G | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 23. | ISG13EC033 | HARSH KOTHARI | 1 | 2 | 2 | 3 | 4 | 4 | 5 | 6 | 7 | 8 |
| 24. | ISG13EC034 | HARSHITHA R | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 25. | ISG13EC035 | JAYANTHI SRI HARIPRIYA | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 26. | ISG13EC036 | KALPANA K | 1 | 2 | 3 | 4 | 4 | 5 | 5 | 6 | 7 | 8 |
| 27. | ISG13EC037 | KARAN BHARTI | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 28. | ISG13EC038 | KARTHIK H R | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 29. | ISG13EC039 | KAVANA S THEERTHA | 1 | 2 | 3 | 4 | 4 | 5 | 5 | 6 | 7 | 8 |
| 30. | ISG13EC040 | KAVYASHREE K T | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 31. | ISG13EC041 | KHUSHBU | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 32. | ISG13EC042 | KOMALA B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 8 | 9 |
| 33. | ISG13EC043 | KUSHAL GOWDA B | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 6 | 7 | 8 |
| 34. | ISG13EC044 | LAVANYA M | 1 | 2 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 |
| 35. | ISG13EC045 | M ABHILASH | 1 | 2 | 3 | 3 | 4 | 5 | 5 | 6 | 7 | 8 |
| 36. | ISG13EC049 | MAHADEVAN | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 37. | ISG13EC050 | MANASA J | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 9 |
| 38. | ISG13EC053 | MANISHA S | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |

| | | | | | | | | | | | | |
|-----|------------|-----------------------|---|---|---|---|---|---|---|---|---|----|
| 39. | ISG13EC054 | MEGHANA H V | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 7 | 8 |
| 40. | ISG13EC055 | MINAKSHI KUMARI | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 41. | ISG13EC057 | NAGAVENI H | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 42. | ISG13EC058 | NAMRATHA | 1 | 2 | 2 | 3 | 4 | 5 | 5 | 7 | 8 | 9 |
| 43. | ISG13EC059 | NANCY M | 1 | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 |
| 44. | ISG13EC061 | NEHA KAMATH G | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 8 | 9 |
| 45. | ISG13EC062 | NETHRAVATHI V | 1 | 2 | 3 | 4 | 4 | 5 | 5 | 6 | 7 | 8 |
| 46. | ISG13EC063 | NIKHIL NARAYANA K | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 47. | ISG13EC064 | NISHA K MERTA | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 9 |
| 48. | ISG13EC065 | NITHIN J | 1 | 2 | 3 | 4 | 4 | 5 | 5 | 6 | 7 | 8 |
| 49. | ISG13EC066 | P BOUNESH | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 50. | ISG14EC413 | CHANDRASHEKAR GOWDA | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 9 |
| 51. | ISG14EC414 | DIWAKARA | 1 | 2 | 3 | 4 | 4 | 5 | 6 | 7 | 8 | 9 |
| 52. | ISG14EC405 | ESHWAR M | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 9 |
| 53. | ISG14EC406 | GANGARAM B P | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 8 |
| 54. | ISG14EC407 | HARINI C | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 55. | ISG14EC403 | HARSHITHA B N | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 56. | ISG13EC127 | GOWTHAM N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 57. | ISG13EC128 | ANUP KUMAR | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 58. | ISG13EC129 | RAJU B L | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 7 | 8 |
| 59. | ISG13EC131 | NIKKHILESH | 1 | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 |
| 60. | ISG09EC071 | SUNITH VEERESH | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 61. | ISG10EC080 | SHRUTHI B J | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 62. | ISG11EC007 | AMRIT RAJ | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 9 |
| 63. | ISG11EC019 | CHANDRASHEKAR A N | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 64. | ISG11EC045 | PAVAN P(YB) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 65. | ISG11EC075 | SOURABH KUMAR SINGH | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 66. | ISG12EC411 | MURUGESH P D | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 67. | ISG13EC401 | AKSHATHA V P | 1 | 1 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 68. | ISG13EC407 | CHAITRA G C | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 69. | ISG13EC413 | RAFI J | 1 | 2 | 3 | 4 | 5 | 6 | 6 | 7 | 8 | 9 |
| 70. | ISG12EC072 | RAJWALA S | 1 | 2 | 3 | 4 | 5 | 6 | 6 | 7 | 8 | 9 |
| 71. | ISG12EC120 | VIVEK KUMAR SINGH | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 72. | ISG13EC067 | P PRAJWAL | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 73. | ISG13EC070 | PRASHANT KUMAR RAJPUT | 1 | 2 | 3 | 4 | 4 | 5 | 6 | 6 | 7 | 8 |
| 74. | ISG13EC071 | RAVESH P JAIN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 8 | 9 |
| 75. | ISG13EC073 | RIYA B U | 1 | 2 | 3 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 76. | ISG13EC074 | RIYA K R | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 9 |
| 77. | ISG13EC076 | PRIYA V | 1 | 2 | 3 | 4 | 4 | 5 | 5 | 6 | 7 | 8 |
| 78. | ISG13EC077 | PRIYANKA G | 1 | 2 | 3 | 4 | 4 | 5 | 6 | 7 | 8 | 9 |
| 79. | ISG13EC078 | PRIYANKA M | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 80. | ISG13EC079 | PRIYANKA N H | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 81. | ISG13EC080 | FRUTHVI U | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 8 |
| 82. | ISG13EC081 | RAHUL | 1 | 2 | 3 | 4 | 5 | 5 | 6 | 7 | 8 | 9 |



[Handwritten signature]

Principal

HOL

Head of the Department
Electronics & Communication
Japthagiri College of Engineering
Bangalore - 560 057

Sapthagiri College of Engineering
#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

5 days Certification Course on "VLSI - ASIC Design"

Test Time Table

| Sl. No. | DATE | DAY | TIMINGS |
|------------|------------|--------|---------------|
| 1 | 05-08-2016 | Friday | 3.00PM-4.30PM |


HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bangalore - 560 057

5 days Certification Course " VLSI - ASIC Design

Question Paper

Date : 05.08.2016

Duration :1hr

Maximum marks :50

Note: Question number 1-20 (1 Mark each)
Question No. 21 (30 Marks)

Answer all the Questions:

- 1) The utilization of CAD tools for drawing timing waveform diagram and transforming it into a network of logic gates is known as _____.
 - a. Waveform Editor
 - b. Waveform Estimator
 - c. Waveform Simulator
 - d. Waveform Evaluator
- 2) Which among the following is a process of transforming design entry information of the circuit into a set of logic equations?
 - a. Simulation
 - b. Optimization
 - c. Synthesis
 - d. Verification
- 3) _____ is the fundamental architecture block or element of a target PLD.
 - a. System Partitioning
 - b. Pre-layout Simulation
 - c. Logic cell
 - d. Post-layout Simulation
- 4) In VLSI design, which process deals with the determination of resistance & capacitance of interconnections?
 - a. Floor planning
 - b. Placement & Routing
 - c. Testing
 - d. Extraction
- 5) Among the VHDL features, which language statements are executed at the same time in parallel flow?
 - a. Concurrent
 - b. Sequential
 - c. Net-list
 - d. Test-bench
- 6) In Net-list language, the net-list is generated _____ synthesizing VHDL code.
 - a. Before
 - b. At the time of (during)
 - c. After
 - d. None of the above






- 7) In VHDL, which object/s is/are used to connect entities together for the model formation?
- Constant
 - Variable
 - Signal
 - All of the above
- 8) Which data type in VHDL is non synthesizable & allows the designer to model the objects of dynamic nature?
- Scalar
 - Access
 - Composite
 - File
- 9) Which type of simulation mode is used to check the timing performance of a design?
- Behavioural
 - Switch-level
 - Transistor-level
 - Gate-level
- 10) In the simulation process, which step specifies the conversion of VHDL intermediate code so that it can be used by the simulator?
- Compilation
 - Elaboration
 - Initialization
 - Execution
- 11) Which type of simulator/s neglect/s the intra-cycle state transitions by checking the status of target signals periodically irrespective of any events?
- Event-driven Simulator
 - Cycle-based Simulator
 - Both a and b
 - None of the above
- 12) Which among the following is not a characteristic of 'Event-driven Simulator'?
- Identification of timing violations
 - Storage of state values & time information
 - Time delay calculation
 - No event scheduling
- 13) Which among the following is an output generated by synthesis process?
- Attributes & Library
 - RTL VHDL description
 - Circuit constraints
 - Gate-level net list
- 14) Register transfer level description specifies all of the registers in a design & _____ logic between them.
- Sequential
 - Combinational
 - Both a and b

- d. None of the above
- 15) In synthesis process, the load attribute specify/ies the existing amount of _____ load on a particular output signal.
- Inductive
 - Resistive
 - Capacitive
 - All of the above
- 16) Which attribute in synthesis process specify/ies the resistance by controlling the quantity of current it can source?
- Load attribute
 - Drive attribute
 - Arrival time attribute
 - All of the above
- 17) Which type of digital systems exhibit the necessity for the existence of at least one feedback path from output to input?
- Combinational System
 - Sequential system
 - Both a and b
 - None of the above
- 18) The output of sequential circuit is regarded as a function of time sequence of _____.
- Inputs
 - Outputs
 - Internal States
 - External States
- A & D
 - A & C
 - B & D
 - B & C
- 19) The time required for an input data to settle _____ the triggering edge of clock is known as 'Setup Time'.
- Before
 - During
 - After
 - All of the above
- 20) Hold time is defined as the time required for the data to _____ after the triggering edge of clock.
- Increase
 - Decrease
 - Remain stable
 - All of the above
- 21) Design a logical circuit $Y=AB+CD$ and do the physical verification.

Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Approved by Academic Committee Members & Guest Speaker

| Sl No. | Faculty Name | Designation | Signature |
|--------|--------------------------|---------------------|---|
| 1. | Prof. Agalya P. | Associate Professor |  |
| 2. | Prof. Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Associate Professor |  |
| 5. | Mr. Venkatesh | Guest Speaker |  |



Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057



Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bangalore - 560 057

5 days Certification Course on "VLSI - ASIC Design

Solutions

Duration :1hr

Maximum marks :50

Note: Question number 1-20 (1M each)

Question number 21 (30M)

Answer all the Questions

1) The utilization of CAD tools for drawing timing waveform diagram and transforming it into a network of logic gates is known as _____.

- a. Waveform
- b. Waveform
- c. Waveform
- d. Waveform Evaluator

Editor
Estimator
Simulator

ANSWER: Waveform Editor

2) Which among the following is a process of transforming design entry information of the circuit into a set of logic equations?

- a. Simulation
- b. Optimization
- c. Synthesis
- d. Verification

ANSWER: Synthesis

3) _____ is the fundamental architecture block or element of a target PLD.

- a. System Partitioning
- b. Pre-layout Simulation
- c. Logic cell
- d. Post-layout Simulation

ANSWER: Logic cell

4) In VLSI design, which process deals with the determination of resistance & capacitance of interconnections?

- a. Floorplanning
- b. Placement & Routing
- c. Testing
- d. Extraction

ANSWER: Extraction

5) Among the VHDL features, which language statements are executed at the same time in parallel flow?

- a. Concurrent
- b. Sequential
- c. Net-list
- d. Test-bench

ANSWER: Concurrent



Principal

Sapthagiri College of Engineering
14/5, Chikkasandra, Hesarahatta Main Road
Bengaluru - 560 057

6) In Net-list language, the net-list is generated _____ synthesizing VHDL code.

- a. Before
- b. At the time of (during)
- c. After
- d. None of the above

ANSWER: After

7) In VHDL, which object/s is/are used to connect entities together for the model formation?

- a. Constant
- b. Variable
- c. Signal
- d. All of the above

ANSWER: Signal

8) Which data type in VHDL is non synthesizable & allows the designer to model the objects of dynamic nature?

- a. Scalar
- b. Access
- c. Composite
- d. File

ANSWER: Access

9) Which type of simulation mode is used to check the timing performance of a design?

- a. Behavioural
- b. Switch-level
- c. Transistor-level
- d. Gate-level

ANSWER: Gate-level

10) In the simulation process, which step specifies the conversion of VHDL intermediate code so that it can be used by the simulator?

- a. Compilation
- b. Elaboration
- c. Initialization
- d. Execution

ANSWER: Elaboration

11) Which type of simulator/s neglect/s the intra-cycle state transitions by checking the status of target signals periodically irrespective of any events?

- a. Event-driven Simulator
- b. Cycle-based Simulator
- c. Both a and b
- d. None of the above

ANSWER: Cycle-based Simulator

12) Which among the following is not a characteristic of 'Event-driven Simulator'?

- a. Identification of timing violations
- b. Storage of state values & time information
- c. Time delay calculation

c. No event scheduling

ANSWER: No event scheduling

13) Which among the following is an output generated by synthesis process?

- a. Attributes & Library
- b. RTL VHDL description
- c. Circuit constraints
- d. Gate-level net list

ANSWER: Gate-level net list

14) Register transfer level description specifies all of the registers in a design & _____ logic between them.

- a. Sequential
- b. Combinational
- c. Both a and b
- d. None of the above

ANSWER: Combinational

15) In synthesis process, the load attribute specify/ies the existing amount of _____ load on a particular output signal.

- a. Inductive
- b. Resistive
- c. Capacitive
- d. All of the above

16) Which attribute in synthesis process specifies the resistance by controlling the quantity of current it can source?

- a. Load attribute
- b. Drive attribute
- c. Arrival time attribute
- d. All of the above

ANSWER: Drive attribute

17) Which type of digital systems exhibit the necessity for the existence of at least one feedback path from output to input?

- a. Combinational System
- b. Sequential system
- c. Both a and b
- d. None of the above

ANSWER: Sequential system

18) The output of sequential circuit is regarded as a function of time sequence of _____

- A. Inputs
- B. Outputs
- C. Internal States
- D. External States

- a. A & D
- b. A & C

c. B & D

d. B & C

ANSWER: A & C

19) The time required for an input data to settle _____ the triggering edge of clock is known as 'Setup Time'.

a. Before

b. During

c. After

d. All of the above

ANSWER: Before

20) Hold time is defined as the time required for the data to _____ after the triggering edge of clock.

a. Increase


b. Decrease

c. Remain stable






d. All of the above

ANSWER: Remain stable

21) Design a logical circuit $Y=AB+CD$ and do the physical verification.



Approved by Academic Committee Members & Guest Speaker

| Sl No. | Faculty Name | Designation | Signature |
|--------|--------------------------|---------------------|---|
| 1. | Prof. Agalya P. | Associate Professor |  |
| 2. | Prof. Shobha S. | Associate Professor |  |
| 3. | Prof. Ravishankara M. N. | Associate Professor |  |
| 4. | Prof. Shobha I Hugar | Associate Professor |  |
| 5. | Mr. Venkatesh | Guest Speaker |  |



Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057



Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057

5 days Certification Course on “VLSI - ASIC Design”

Participant Feedback

1. How was the overall organization of the Certification Course ?
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
2. How appropriate were the facilities provided ?
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
3. Opportunity to ask questions for clarification and interaction with presenters
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
4. Effectiveness of the Hands-on Sessions
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
5. Topic and contents of the Certification Course
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
6. How do you rate the Certification Course compared to other workshops that you have attended ?
a) Poor b) Satisfactory c) ~~Good~~ d) Excellent
7. Generally how was your overall experience during the Certification Course
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
8. Any Suggestions:

Nancy. M
Student Name

[Signature]
Student Signature

[Signature]
Principal

5 days Certification Course on “VLSI - ASIC Design”

Participant Feedback

1. How was the overall organization of the Certification Course ?
a) Poor b) Satisfactory c) Good d) ☒ Excellent
2. How appropriate were the facilities provided ?
a) Poor b) Satisfactory c) Good d) ☒ Excellent
3. Opportunity to ask questions for clarification and interaction with presenters
a) Poor b) Satisfactory c) Good d) ☒ Excellent
4. Effectiveness of the Hands-on Sessions
a) Poor b) Satisfactory c) ☒ Good d) Excellent
5. Topic and contents of the Certification Course
a) Poor b) Satisfactory c) Good d) ☒ Excellent
6. How do you rate the Certification Course compared to other workshops that you have attended ?
a) Poor b) Satisfactory c) Good d) ☒ Excellent
7. Generally how was your overall experience during the Certification Course
a) Poor b) Satisfactory c) Good d) ☒ Excellent
8. Any Suggestions:

Preeti
Student Name


Student Signature
Principal

5 days Certification Course on "VLSI - ASIC Design"

Participant Feedback

1. How was the overall organization of the Certification Course ?
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
2. How appropriate were the facilities provided ?
a) Poor b) Satisfactory c) ~~Good~~ d) Excellent
3. Opportunity to ask questions for clarification and interaction with presenters
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
4. Effectiveness of the Hands-on Sessions
a) Poor b) Satisfactory c) ~~Good~~ d) Excellent
5. Topic and contents of the Certification Course
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
6. How do you rate the Certification Course compared to other workshops that you have attended ?
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
7. Generally how was your overall experience during the Certification Course
a) Poor b) Satisfactory c) Good d) ~~Excellent~~
8. Any Suggestions:

Amrit Raj
Student Name

Amrit Raj
Student Signature

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

5 days Certification Course on "VLSI - ASIC Design"

Participant Feedback

1. How was the overall organization of the Certification Course ?
a) Poor b) Satisfactory c) Good ☒ d) Excellent
2. How appropriate were the facilities provided ?
a) Poor b) Satisfactory c) Good ☒ d) Excellent
3. Opportunity to ask questions for clarification and interaction with presenters
a) Poor b) Satisfactory c) Good ☒ d) Excellent
4. Effectiveness of the Hands-on Sessions
a) Poor b) Satisfactory c) Good ☒ d) Excellent
5. Topic and contents of the Certification Course
a) Poor b) Satisfactory c) Good ☒ d) Excellent
6. How do you rate the Certification Course compared to other workshops that you have attended ?
a) Poor b) Satisfactory c) Good ☒ d) Excellent
7. Generally how was your overall experience during the Certification Course
a) Poor b) Satisfactory c) Good ☒ d) Excellent
8. Any Suggestions:

Priyanka G
Student Name


Student Signature

Principal

5 days Certification Course on "VLSI - ASIC Design"

Participant Feedback

1. How was the overall organization of the Certification Course ?
a) Poor b) Satisfactory c) Good d) Excellent
2. How appropriate were the facilities provided ?
a) Poor b) Satisfactory c) Good d) Excellent
3. Opportunity to ask questions for clarification and interaction with presenters
a) Poor b) Satisfactory c) Good d) Excellent
4. Effectiveness of the Hands-on Sessions
a) Poor b) Satisfactory c) Good d) Excellent
5. Topic and contents of the Certification Course
a) Poor b) Satisfactory c) Good d) Excellent
6. How do you rate the Certification Course compared to other workshops that you have attended ?
a) Poor b) Satisfactory c) Good d) Excellent
7. Generally how was your overall experience during the Certification Course
a) Poor b) Satisfactory c) Good d) Excellent
8. Any Suggestions:


Spoorthy Y
Student Name

[Signature]
Student Signature

FEEDBACK ANALYSIS

Certification Programme: "VLSI - ASIC Design"

| No. of students | Student Feedback (in %) | | | |
|-----------------|-------------------------|-----------|------|------|
| | Excellent | Very Good | Good | Fair |
| 45 | 85 | 10 | 3 | 2 |



Feedback Report:


85 % of students were completely happy with the certification program and 10 % of students felt it was a good program and remaining 5 % students were satisfied with the program.

Action Taken:

The Feedback report which was collected from the students were sent to the principal and he would take necessary actions based on the comments and conduct more programs for the benefit of students.


CO-ORDINATOR


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraaghatta Main Road
Bengaluru - 560 057


HOD
Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bengaluru - 560 057

Certification Course - VLSI - ASIC Design

Post Event Report

Department of ECE conducted Certificate Course on VLSI - ASIC Design and its applications from 25-07-2016 to 29-07-2016.

- **Resource Person** : Mr.Venkatesh, & Team, Intel Technology India Pvt. Ltd. Bengaluru
- **Duration of the course** : Five days from 25 - 07 -2016 to 29 - 07- 2016.

Objective of the Course: The five day course made the students to be familiar with the major concepts in VLSI - ASIC Design which is a main platform for their career .Certificate Course became the vital step to improve the knowledge of students

Session wise Report

| Date | Report |
|------------|---|
| 25.07.2016 | Speaker delivered talk on Introduction to VLSI Design, Full custom, Semi custom, ASIC and FPGA design, its Significance and compiler |
| 26.07.2016 | Speaker delivered talk and Hands on session on RTL Synthesis and Functional Simulation |
| 27.07.2016 | Speaker delivered talk on Physical Design flow – Theory Concepts and Tool, Basics of Physical Design |
| 28.07.2016 | Speaker delivered talk and Hands on session on Physical Design flow |
| 29.07.2016 | Speaker delivered talk and Hands on session on Physical Verification – Design Rule Check (DRC) and Layout Versus Schematic (LVS) checks, Routing and floor planning |



(Signature)
Principal

Sapthagiri College of Engineering

#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING



Students with Resource Person in ASIC Design Certification course

Conclusion:

The optimistic learning environment prompted motivation in the learning of the students. They felt bonhomie after the course they took. A sense of satisfaction was also seen. Faculty members were also equally benefited with the course. They felt more expedient while delivering the lectures as the margin was erased between these students and others. A structured environment was created. This helped in the smooth flow of academic lesson plan by adhering to the timelines. This Course helped the student to improve their knowledge in VLSI - ASIC Design.



CO-ORDINATOR



HOD

Head of the Department
Electronics & Communication
Sapthagiri College of Engineering
Bangalore - 560 057



Principal
Sapthagiri College of Engineering
Chikkasandra, Hesaraghatta Road,
Bangalore- 560 057



SAPTHAGIRI COLLEGE OF ENGINEERING
#14/5,CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57
DEPARTMENT OF ELECTRONICS AND COMMUNICATION

Five days certification course on

“VLSI—ASIC DESIGN”


CERTIFICATE

This is to certify that Mr/Mshas attended
five days certification course on “VLSI—ASIC DESIGN” organized by the Department
of Electronics and Communication Engineering, Sapthagiri college of Engineering,
Bengaluru from 25th July to 29th July 2016.

H.O.D., Dept. of ECE
S.C.E., Bengaluru


Principal
Sapthagiri College of Engineering
Chikkasandra, Hesaraghatta Road,
Bengaluru - 560 087

Principal
S.C.E., Bengaluru



SAPTHAGIRI
College of Engineering
Creating Tomorrow

SAPTHAGIRI COLLEGE OF ENGINEERING
#14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57
DEPARTMENT OF ELECTRONICS AND COMMUNICATION

Five days certification course on

"VLSI—ASIC DESIGN"


CERTIFICATE

This is to certify that Mr/Ms AMBILKA R. has attended
five days certification course on "VLSI—ASIC DESIGN" organized by the Department
of Electronics and Communication Engineering, Sapthagiri college of Engineering,
Bengaluru from 25th July to 29th July 2016.

H.O.D., Dept. of ECE
S.C.E., Bengaluru

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesarghatta Main Road
Bengaluru - 560 057

Principal
S.C.E., Bengaluru



SAPTHAGIRI
College of Engineering
Creating Tomorrow

SAPTHAGIRI COLLEGE OF ENGINEERING
#14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57
DEPARTMENT OF ELECTRONICS AND COMMUNICATION
Five days certification course on

"VLSI—ASIC DESIGN"

CERTIFICATE

This is to certify that Mr/Ms **ANUPAMA M. A** has attended
five days certification course on "VLSI—ASIC DESIGN" organized by the Department
of Electronics and Communication Engineering, Sapthagiri college of Engineering,
Bengaluru from 25th July to 29th July 2016.

H.O.D., Dept. of ECE
S.C.E., Bengaluru


Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesarghatta Main Road
Bengaluru - 560 057


Principal
S.C.E., Bengaluru



SAPTHAGIRI COLLEGE OF ENGINEERING
#14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57
DEPARTMENT OF ELECTRONICS AND COMMUNICATION

Five days certification course on

"VLSI—ASIC DESIGN"

CERTIFICATE

This is to certify that Mr/Ms **ABHISHEK N.R.** has attended
five days certification course on "VLSI—ASIC DESIGN" organized by the Department
of Electronics and Communication Engineering, Sapthagiri college of Engineering,
Bengaluru from 25th July to 29th July 2016.

H.O.D., Dept. of ECE
S.C.E., Bengaluru

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengaluru - 560 057

Principal
S.C.E., Bengaluru