

### SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)

### Sapthagiri College of Engineering

(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

### STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

Academic Year	2016-2016		
Branch '		n 0 10	0 0
Name of the Student	Lavanya.P	commun cation	Ingeneering
USN	1501620048		0

Rate the curriculum/syllabus on the following Points

SL NO	Statements	Excellent	Very	Good	Average	Below Average
		5	4	3	2	1
1	How do you rate the syllabus of the courses that you have studied in relation to the competencies expected out of the course?	/				
2	How do you rate the allocation of the credits to the ccurses?		/			
3	Relevance for implementation in projects			/		
4	How do you rate the electives offered in relation to the technological advancements?					
5	How do rate the evaluation scheme designed for each of the course?				1	
6	How do you rate the percentage of courses having LAB components?					
7	Curriculum is sufficient to make you analyze the engineering problems and its suitable solution			/		
8	Suggestions (if any)	9 suga prograv	re to	to .	have n k US, TCL	nore Dro q

Suggestions: (	verall, the lake	was a	good octo	sure Log Us
How etc.	he design of	chips,	verification	sure for us of the Ic design rams on design
Signature	to to	check LVS,	DRC & DR	rams in distanting
Granget			+110 4 PVS	75

Principal Sapthagiri College of Engineering

Chikkasandra, Nesaraghatta Road, Sonthagiri College of Engineering

Ban 361-367

Bengaluru - 560 05\*



### SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)

### Sapthagiri College of Engineering

(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

### STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

Academic Year	2018-2016
Branch .	Electronius and Communication
Name of the Student	Nayana T. R
USN	156,16EC062

Rate the curriculum/sy labus on the following Points

SL NO	Statements	Excellent	Very good	Good	Average	Below Average
		5	4	3	2	1
1	How do you rate the sy labus of the courses that you have studied in relation to the competencies expected out of the course?	/				
2	How do you rate the allocation of the credits to the courses?			/		
3	Relevance for implementation in projects		1			
4	How do you rate the electives offered in relation to the technological advancements?		V		1	
5	How do rate the evaluation scheme designed for each of the course?		/			
6	How do you rate the percentage of courses having LAB components?			/		
7	Curriculum is sufficient to make you analyze the engineering problems and its suitable solution	/				
8	Suggestions (if any)	Number	ed o	howis	Chou e, the much	ld be brograms

Suggestions:

- As I rece know theory, practical Labs provide me

to gain more knowledge about working industry

Signature

Principal-

Sapthagiri College of Engineering Princhal
Chikkasandra, Hesaraghatta Roadhajiri College of Engineering
Bangalore- 560 057
Princhal
Princh



SRI SRINIVASA EDUCATIONAL & CHARITABLE TRLST (R)

### Sapthagiri College of Engineering

(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

### STUDENTS FEEDBACK ON CURRICULUM

This questionnaire is to collect information relating to your satisfaction towards curriculum for creating conducive atmosphere for teaching and learning. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

Academic Year	2015-16
Branch '	Electronic And Communication
Name of the Student	H.N. Bhavana Jain
USN	18613ECO32

Rate the curriculum/svl abus on the following Points

SL NO	Statements	Excellent	Very good	Good	Average	Below Average
1		5	4	3	2	1
1	How do you rate the syl abus of the courses that you have studied in relation to the competencies expected out of the course?		~			
2	How do you rate the allocation of the credits to the courses?		/			
3	Relevance for implementation in projects					
4	How do you rate the electives offered in relation to the technological advancements?	/				
5	How do rate the evaluation scheme designed for each of the course?		~			
6	How do you rate the percentage of courses having LAB components?	~				
7	Curriculum is sufficient to make you analyze the engineering problems and its suitable solution		/			
8	Suggestions (if any)					

Suggestions: > Prescribe to syallbus needs to maintain
Bhavaration. industrial standards.
Bhavaration. > There is much gap between industrial

Yequirement & syallbus

> FPGA design environment is very brief.

Principal

Santhagini Collage of Facination.

Frincipal

Sapthagiri College of Engineering
Chikkasandra, Hesaraghatta Road,
Bangalore- 560 057

Frincipal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatta Main Road
Bengduru - 560 057



### SRI SRINIVASA EDUCATIONAL & CHARITAELE TRUST (R)

### Sapthagiri College of Engineering

(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Dalhi)

### FACULTY FEEDBACK ON CURRICULUM

This questionnaire is intended to collect information relating to your satisfaction towards the curriculum, teaching, learning and evaluation. The information provided by you will be kept confidential and will be used as important feedback for quality improvement of the program of studies/institution.

Academic Year	2015-16
Branch	FCE
Name of the Faculty	SHOB'HA H.
Designation	Asit Pod
Subject/Sub. code	Fundamentals of CMOS VLSI (10EC56

Rate the curriculum/syllabus on the following Points

SL	Statements	Excellent	Very good	Good	Average	Below Average
NO		5	4	3	2	1
1	Do you feel that the curriculum is defined in a way to clarify your teaching goals and what you expect your students to learn?	1				
2	Is the curriculum sufficient to bridge the gap between industry stancards /current global scenarios and academics?			1		
3	Is the timely coverage of curriculum possible in the mentioned number of hours?		1			
4	Suffcient reference material and books are available for the topics mentioned in the curriculum?	/				
5	The evaluation methods mer tioned in the curriculum are suffcient for providing proper assessment?		1			
6	Curriculum is suitable to the course	Section 1	/			10000
7	The curriculum/course of this subject increased my knowledge and perspective in the subject area			~		

Suggestions: To meet industry required in area of ULSI duigo, Certification course is required Signature. For students.

Principal

Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road,

Bangalore-560 057

Sapthagiri College or Engineering 14'5, Chikkasandra, Haserophsika Main Road Bishgaluru - 560 057



### SRI SRINIVASA EDUCATIONAL & CHARITABLE TRUST (R)

### Sapthagiri College of Engineering

(Affiliated to Visvesvaraya Technological University, Belgaum & Approved by AICTE, New Delhi)

### ALUMNI FEEDBACK ON CURRICULUM

We are glad that you have spent valuable years pursuing courses of your choice at SCE. We shall be thankful if you can spare some of your valuable time to fill up this feedback form and give us valuable suggestions for further improvement of the College. Your valuable inputs will be of great use to improve the quality of our academic programs and enhance the credibility of our Institution. Rate the adequacy of following as they were during your tenure as a student

Year of Passing	2012	
Branch	ECE	
Name	TVSWarroop	
Status : Work/Study	HOK INTEL	
Phone no	8105024241	

Rate the curriculum/syllabus on the following Points

SL	Statements	Excellent	Very good	Good	Average	Below Average
NO		5	4	3	2	1
1	When you compare yourself with other counterparts from other Institution, you feel that you got most of all the facilities which is not available in other Institution			/		
2	Learning value (in terms of skills, concepts, knowledge, analytical abilities or broadening perspectives)				1	
3	Curriculum is sufficient to make you analyze the engineering problems and its suitable solution				V	
4	How do you rate the earning experience in terms of their relevance to the real life application				V	
5	Ability to work in teams		Milita	V	1	
6	Ability to link theory to practice				V	5
7	How do you rate the course/curriculum content that you have learnt in relation to your current job					rincipal lege of En
8	Compatibility with industry standards			14/5,	Ohikkasendr Berigi	a, Hesarachski duru - 530 087

Suggestions: (1) The certiculum for VISI concepts need to be broadered.

(2) Syllabous should cover Static - Timing analysis of Digital signature circults. Knowledge in this domain is highly valued in Endustry.

(3) There should be some chapter on die fabrication of power delivery to chip.

Power delivery to chip.

(4) Syllabous should focus more on Short Channel effects, FIN-FET's of Splicon on Insulator Technology.



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 56005? **ELECTRONICS AND COMMUNICATION ENGINEERING** 

### CIRCULAR

Date: 23/05/2016

This is to inform that there will be a meeting of Academic committee members for analyzing curriculum syllabus of academic year 2016-17. The meeting is scheduled on 24/05/2016 at 10.30 AM in HODs chamber.

SI No.	Faculty Name	Designation	Signature
1,	Prof.Agalya P.	Associate Professor	8
2.	Prof.Shobha S.	Associate Professor	8
3.	Prof. Ravishankara M. N.	Associate Professor	alphonkan
4.	Prof. Shobha I Hugar	Assistant Professor	el. M

pthagiri College of Engineering 5, Chikkassadra, Hesaraghatin Main Road 8 engaluru - 560 057

Head of the Department Électronics & Communication Sapthagiri College of Englavering

Bangalor 560 057.



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 56005?
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 24/05/2016

### MINUTES OF MEETING

With reference to circular dated on 23/05/2016, the academic committee member assembled in HODs chamber for addressing the following agenda.

### Agenda:

- Reviewing the department curriculum syllabus of Academic Year 2016-17
- Reviewing the feedback ar alysis of various stake holders of the academic year 2015-
- Identifying the gaps in the syllabus
- Action to be taken for the identified gaps.

During the meeting the fo lowing members were present

SI No.	Faculty Name	Designation	Signature
1.	Prof.Agalya P.	Associate Professor	2
2.	Prof.Shobha S.	Associate Professor	8/
3.	Prof. Ravishankara M. N.	Associate Professor	allenten
4.	Prof. Shobha I Hugar	Assistant Professor	11

The following points were discussed in the meeting

- The committee members reviewed the department curriculum syllabus.
- The committee members discussed about the feedback analysis of department curriculum syllabus.
- 3. The members identified the gaps based on the analysis.
- 4. The following actions were taken for the gaps that are identified.

SL.NO	NO SEM Ccurse Title		Identified Gap
1	VI-A/B	Fundamental of CMOS VLSI	Lack of practical implementation concepts

Sapthagiri College of Engineering 14/5, Chikkasandra, Hesaraphate Main Road Eongalura - 550 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

Action Taken:

Based on the feedback obtained from Students, Faculty, Aumni and employer and analysis of syllabus by department academic committee members, it was decided to conduct certification course on VLSI – ASIC Design to overcome the gaps identified in the syllabus.

Head of the Department Electronics & Communication 3arthagiri College of Engineering Bangalor 560 057.

Sapthagirl College of Engineering 14/5, Chikkesandra, Hesaraghatta Mein Rosa Bengaluru - 580 057



#14/5, Chikkasancra, Hesaraghatta Main Road, Bengaluru – 560057 ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 27/05/2016

To

**IQAC** Coordinator Sapthagiri College of Engineering Bengaluru-560 057

Respected sir/madam,

Subject: Requisition for conduction of certification course and approval from Governing Council.

With respect to the Academic committee members meeting held for analyzing department curriculum/syllabus for the academic year 2016-17. The committee members identified few gaps after analyzing the syllabus and feedback from the stakeholders. To bridge the gaps identified in the curriculum, the committee members decided to conduct a certification course on VLSI – ASIC Design from 25.07.2016 to 29.07.2016 for the academic year 2016-17. So, I request you to forward and get the approval from the governing council for the same.

Thanking You.

Enclosure: Budget Proposal.

forwarded for the Catification

Sapthagiri College of Engineering

≩⊋thagiri College of Engineering Bangalor, 560 057

14/5, Chikkasa dra. Hesareghawa Main Road Beegsturu - 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 27-05-2016

To,

THE IQAC Coordinator
Sapthagiri College of Engineering
Bangalore - 560057.

Respected Sir,

Subject: Budget Proposal for conduction of certification program on "VLSI - ASIC Design"

The Budget Proposal for conduction a certification program on" VLSI - ASIC Design" from 25-07-2016 to 29-07-2016 is hereby enclosed for your kind consideration and approval.

The details of the Recurring budget are given as follows:

### Recurring Amount:

SI. No.	Description	Quantity	Amount in Rs.
1	Bouquet	1	200
2	Certificates	No. of Students	1500
3	Others		1000
	То	tal	2700

Good fratititation

lectronics & Communication apthagiri College of Engineering

Sapthagiri College of Engineering 14/5, Chikkasendra, Hestrathakik Mein Road Bengaluru - \$60 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057 ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 12-07-2016

### CIRCULAR

This is to inform that the following Academic Committee members are requested to attend the meeting on 13/07/2016 at 10.30AM in the HODs chamber to decide the syllabus and the esson plan for the certification program on "VLSI - ASIC Design"

SI No.	Faculty Name	Designation	Signature		
1.	Prof.Agalya P.	Associate Professor	8		
2.	Prof.Shobha S.	Associate Professor	8/		
3.	Prof. Ravishankara M. N.	Associate Professor	applanten		
4.	Prof. Shobha I Hugar	Associate Professor	ph. W.		

Head of the Department Electronics & Communication 3apthagiri College of Engineering Bangalor: 560 057. --

Principal.

Saothagiri College of Eng neering 1475, Chikkasandra, Hesaraghattu Main Road Bengaluru - 569 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 12-07-2016

To,

Mr.Venkatesh
Intel Technology India Private limited
Lead Engineer
Bangalore

Respected Sir,

Subject: Invitation as a "Guest Speaker" in certification program and to attend meeting to discuss about the certification program

Department of Electronics & Communication Engineering have planned to conduct a certification program titled "VLSI - ASIC Design"for 7<sup>th</sup> semester students from 25-07-2016 to 29-07-2016. In this connection, we are privileged to invite you as a guest speaker on the above mentioned topic.

Thanking you for your kind acceptance to our request on phone. We request you to attend the meeting to discuss about the conduction of certification course on 13/07/2016 at 10:30 AM. We look forward to welcome you at SCE.

Thanking you

HOD

Head of the Department Electronics & Communication Sapthagiri College of Engineering Bangalore 560 057

> Sapthagiri College of Engineering 14/5, Chikkesendra, Hasareghat/a Main Road

Bangaluru - 580 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

13-07-2016

### Minutes of Meeting

A meeting was conducted on 13-07-2016 in ECE HOD's Chamber to discuss and approve the syllabus & schedule of the 5 days Certification Course for VII semester ECE Students.

- Course Title: VLSI ASIC Design
- Resource Personnel: Mr. Venkatesh, Lead Engineer, Intel Technology India Pvt.
   Ltd. Bangalore & team
- Course Duration & Date: 5 Days from 25-07-2016 to 29-07-2016

### Syllabus & Schedule of the certification program

Date	Time	Topics	Hours		
	8:30 AM - 10:15 AM	Introduction to VLSI Design, Full custom, Semi custom, ASIC and FPGA design.			
25.07.2016	10:30 AM - 12:30 AM	Fundamentals of Digital IC Design, VLSI Design flow -Overview, Semicustom IC Design — Requirements	6.30hrs.		
	1:30PM - 3PM	ASIC Design flow, RTL Synthesis cf HDL – Synthesis guidelines, Synthesis and Simulat on Mismatches			
	3.15PM - 4.30pm	Hands on session on getting started with RTL Complier			
	8:30 AM - 10:15 AM	Gate Level Netlist–Concepts and key terminologies, Functional Simulation and synthesis of the given design			
26.07.2016	10:30 AM - 12:3C AM	Functional Simulation and synthesis of the given design: Hands on			
	1:30PM - 3PM	RTL Synthesis of a given design block: Hands on			
	3.15PM - 4.30pm	om RTL Synthesis of a given design block: Hands on			
27.07.2016	8:30 AM - 10:15 AM	Physical Design flow – Theory Concepts and Tool, Basics of Physical Design – PVT Corners, Inputs for PD, Basics of Chip	6.30hrs.		
	10:30 AM – 12:3C AM	Fabrication, Timing, Clock Gating, Ir terpreting the Design Specifications			

Sapthag ri College of Engineering 14/5, Chiskasondra, Hessraghatta Main Road Bengsluru - 550 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

	1:30PM - 3PM	Physical Design flow – Netlist & Floor planning, Placement Analysis of individual blocks of a design: Hands on		
	3.15PM - 4.30pm	Netlist and Floor planning: Hands on		
	8:30 AM - 10:15 AM	Physical Design flow and Physical Verification		
	10:30 AM – 12:3C AM Physical Design flow – Clock Tree Synthesis (CTS)		6.30hrs.	
28.07.2015	1:30PM – 3PM Physical Design flow – Routing			
	3.15PM - 4.30pm Routing			
	8:30 AM - 10:15 AM	M - 10:15 AM Physical Verification — Design Rule Check (DRC) and Layout Versus Schematic (LVS) checks		
29.07.2015	10:30 AM - 12:3C AM	10:30 AM – 12:3C AM Hands on session: Routing		
	1:30PM – 3PM Hands on session: Physical Verification			
	3.15PM - 4.30pm	.15PM – 4.30pm Hands on session: Physical Verification		

The following members were present in the meeting and the syllabus and lesson plan for the certification program has been decided.

SI. No.	Faculty Name	Designation	Signature
1.	Prof.Agalya P.	Associate Professor	2
2.	Prof.Shobha S.	Associate Professor	8/
3.	Prof. Ravishankara M. N.	Associate Professor	Marchen
4.	Prof. Shobha I Hugar	Assistant Professor	Shillall
5.	Mr.Venkatesh	Guest Speaker	Sandald

Principa Sapthagiri College of Engineering 14/5, Chikkasanere, Hesaraghatta Main Road Bengsiuru - 560 057

Head of the Department Electronics & Communication 3apthagiri College of Engineerin Bangalon 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 550057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

18.07.16

### NOTICE

As a part of programming skill development Department of Electronics and Communication Engineering is conducting Five days Certification Course on "VLSI - ASIC Design" from 25-07-2016 to 29-07-2016. VII semester students of ECE are informed to attend the course compulsorily.

Head of the Department Electronics & Communication Sapthagiri College of Engineering Bangalore 560 057.

Sapthagiri Collega of Engineering 14/5, Chikkasan a. Hesarashatu Main Road Bengaturu - 560 657



Sapthagiri College of Engineering ⇒14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 Electronics and Communication Engineering

Academic Year: 2016-17

### List of Students e-rolled for the certification course on "VLSI - ASIC Design"

SI. No	USN	Name of the Students	Semester & Sec
1.	1SG12EC122	YOGESH N	VII A
2.	1SG13EC301	A NITHIN KUMAR	VIIA
3.	ISG13EC002	AASHISH BIRADAR	VII A
4.	1SG13EC0G5	ABHISHEK N R	VII A
5.	1SG13EC006	ADARSH S	VII A
6.	1SG13EC007	AISHWARYA R	VII A
7.	1SG13ECL03	AKASH PRABHAKAR	VIIA
8.	1SG13ECT11	ALI ASGAR KHAN	VII A
9.	1SG13EC313	AMAN MAKRANI	VII A
10.	1SG13EC014	AMBIKA R B	VII A
11.	1SG13EC015	ANJALI RAJ	VII A
12.	ISG13EC01€	ANKUR ANAND	VII A
13.	1SG13EC017	ANUPAMA M A	VII A
14.	ISG13ECC 8	ARCHANA PANIGRAHI	VII A
15.	1SG13ECC21	ARPITHA H S	VIIA
16.	1SG13ECC23	BABA FAKRUDDIN R	VII A
17.	1SG13EC0€4	BENAKA PRASAD S T	VII A
18.	1SG13EC025	BHARATH V	VII A
19.	1SG13EC027	CHITHRA H S	VII A
20.	1SG13EC025	DASHAVANTH K	VII A
21.	1SG13EC033	GAURAV RANJAN	VII A
22.	1SG13EC031	GUNA SHEKAR G	VII A
23.	1SG13EC033	HARSH KOTHARI	VII A
24.	1SG13EC034	HARSHITHA R	VII A
25.	1SG13EC035	JAYANTHI SRI HARIPRIYA	VIIA
26.	1SG13EC03€	KALPANA K	VII A
27.	1SG13EC037	KARAN BHARTI	VIIA
28.	1SG13EC033	KARTHIK H R	VII A
29.	1SG13EC03⊋	KAVANA S THEERTHA	VII A
30.	1SG13EC040	KAVYASHREE K T	VIIA
31.	1SG13EC04	KHUSHBU	VII A
32.	1SG13EC042	KOMALA B	VII A
33.	1SG13EC043	KUSHAL GOWDA B	VII A
34.	1SG13EC044	LAVANYA M	VII A
35.	1SG13EC045	M ABHILASH	VII A
36.	ISG13EC049	MAHADEVA N	VII A
37.	1SG13EC050	MANASA J	VII A
38.	1SG13EC053	MANISHA S	VII A
39.	1SG13EC054	MEGHANA H V	VII A
10.	1SG13EC055	MINAKSHI KUMARI	VII A
11.	1SG13EC057	NAGAVENI H	VIIA
12.	1SG13EC058	NAMRATHA	VII A

Principa: Sapthagiri Corlege of Engineering 14/5, Chikkasandra, Hessraphatta Main Road Bengaluru - Sat CST



Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 Electronics and Communication Engineering

43.	1SG13EC059	NANCY M	VII A	1777
44.	1SG13EC061	NEHA KAMATH G	VIIA	711
45.	1SG13EC062	NETHRAVATHI V	VIIA	
46.	1SG13EC063	NIKHIL NARAYANA K	VIIA	
47.	1SG13EC064	NISHA K MERTA	VIIA	
48.	1SG13EC065	NITHIN J	VII A	
49.	1SG13EC066	P BOUNESH	VIIA	
50.	1SG14EC403	CHANDRASHEKAR GOWDA	VIIA	
51.	1SG14EC404	DIWAKARA	VIIA	
52.	1SG14EC405	ESHWAR M	VIIA	-
53.	1SG14EC406	GANGARAM B P	VIIA	
54.	1SG14EC407	HARINI C	VIIA	
55.	1SG14EC408	HARSHITHA B N	VIIA	
56.	1SG13EC127	GOWTHAM N	VII A	
57.	1SG13EC128	ANUP KUMAR	VII A	
58.	1SG13EC129	RAJU B L	VII A	
59.	1SG13EC130	NIKKHILESH	VII A	
60.	1SG09EC071	SUNITH VEERESH	VII B	
61.	1SG10EC080	SHRUTHI B J	VII B	
62.	1SG11EC007 '	AMRIT RAJ	VIIB	
63.	1SG11EC019	CHANDRASHEKARA N	VIIB	
64.	1SG11EC049	PAVAN P(YB)	VIIB	
65.	1SG11EC079	SOURABH KUMAR SINGH	VIIB	
66.	1SG12EC411	MURUGESH P D	VIIB	
67.	1SG13EC401	AKSHATHA V P	VIIB	
68.	1SG13EC407	CHAITHRA G C	VIIB	
69.	1SG13EC418	RAFIJ	VII B	3133
70.	1SG12EC072	PRAJWALA S	VII B	100
71.	1SG12EC120	VIVEK KUMAR SINGH	VII B	
72.	1SG13EC067	PPRAJWAL	VII B	-
73.	1SG13EC070	PRASHANT KUMAR RAJPUT	VII B	
74.	1SG13EC071	PRAVESH P JAIN	VII B	
75.	ISG13EC073	PRIYA B U	VIIB	
76.	1SG13EC074	PRIYA K R	VIIB	
77.	1SG13EC076	PRIYA V	VII B	+
78.	1SG13EC077	PRIYANKA G	VII B	-
79.	1SG13EC078	PRIYANKA M	VII B	-
30.	1SG13EC079	PRIYANKA N H	VIIB	-
31.	ISG13EC080	PRUTHVI U	VII B	-
2.	1SG13EC081	RAHUL	VII B	
3.	1SG13EC082	RAHUL KUMAR V	VII B	
4.	1SG13EC084	RAKESH BHAT K H	VII B	
5.	1SG13EC085	RAKESH J	VII B	
6.	1SG13EC086	RAKESH M PEEDI		
7.	1SG13EC092	ROOPAISHWARYA T B	VII B	
8.	1SG13EC093	S SHARAN	VII B	
No.		5.55MMW.M1	VIID	

Principal
Sapthagiri College of Engineering
14/5, CHikkasandra, Hesansphatte Main Road
Bengaturu - 563 057



Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 Electronics and Communication Engineering

90.	1SG13EC096	SANJAY M E	VIIB
91.	1SG13EC097	SAROJ KUMAR SINGH	VII B
92.	15G13EC099	SHARIQUE ANWAR	VII B
93.	1SG13EC101	SHOBHA R	VII B
94.	1SG13EC102	SHRAVAN ASHOK	VII B
95.	1SG13EC104	SHRUTHI B	VII B
96.	1SG13EC106	SHYAM SEBASTIN	VII B
97.	15G13EC108	SONIA YADAV	VII B
98.	1SG13EC109	SPOORTHI Y	VII B
99.	1SG13EC110	SRIMOYE SANJOY PAL	VII B
100.	1SG13EC111	SUKHPREET KAUR	VII B
101.	1SG13EC112	SUNIL KUMAR PATIL	VIIB
102.	1SG13EC113	SUPRITH M	VIIB
103.	ISG13EC114	SUSHMA N	VII B
104.	1SG13EC115	SUSHMITHA R	VII B
105.	1SG13EC117	V MEGHANA MENON	VII B
106.	1SG13EC118	VARALAKSHMI H C	VII B
107.	1SG13EC119	VEENA R	VII B
108.	1SG13EC120	VENKATESH G	VII B
109.	1SG13EC121	VIKAS MUDGAL	VII B
110.	1SG13EC123	VISHWAJITH V BHARADWAJ	VII B
111.	1SG13EC125	YASHWANTH K HEGDE	VIIB
112.	1SC13EC126	YOGESH N	VIIB
113.	1SG14EC410	PREETHI	VII B
114.	1SG14EC411	PREMANJALI V	VII B
115.	1SG14EC415	RAVI K	VII B
116.	1SG14EC416	SACHIN S	VIIB
117.	1SG14EC417	SOUJANYA G A	VII B
118.	1SG14EC418	SRINIVAS T	VIIB
119.	1SG14EC420	SWATHI CHOUGALA	VII B

Coordinator

Sapthagiri College of Engineering 14/5, C-likkasandra, Helangdhata Mala Ross Rompalutu - SSD AST

HOD

Alead of the Department Electronics & Communication Japhhadiri College of Engineering Bangasor: 560 057



Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 Electronics and Communication Engineering

Academic Year: 2016-17

### List of Stud≥nts enrolled for the certification course on "VLSI – ASIC Design"

SI. No	USN	Name of the Students	25.0	7.2016	26.0	7.2016	27.0	7.2016	28.0	07,2016	29.0	7.2016
		100 History	MS	AS	MS	AS	MS	AS	MS	100	1.40	
1.	1SG12EC122	YOGESH N	1	2	3		14	-	-	A5	MS	AS
2.	1SG13EC001	A NITHIN KUMAR	1	2	3	3		5	6	0	1 8	18
3.	1SG13EC002	AASHISH BIRADAR	1	2	3	4	5	6	- /	18	19	10
4.	1SG::3EC005	ABHISHEK N R	1	1	2	3	14	S	6	6	1.1	8
5.	1SG13EC306	ADARSH S	1	2	2	3	1	5	5	6	16	18
6.	ISG13EC007	AISHWARYA R	1	2			14	1	6	101	K	9
7.	1SG13EC008	AKASH PRABHAKAR	1	2	3	4	5	6	17	8	9	10
8.	ISG13EC011	ALI ASGAR KHAN	1	2	2	3	1000	0	1		-	10
9.	ISG13EC013	AMAN MAKRANI	1	2	3	y	7	1	0	8	a	18
10.	1SG13ECC14	AMBIKA R B	1	2	2	4	-	6	+-	18	1	10
11.	1SG13ECC15	ANJALI RAJ	1	0	32	_	5	6	1,1	10	109	10
12.	1SG13EC016	ANKUR ANAND	1	2	2	3	7	17	6	1	8	9
13.	1SG13EC017	ANUPAMA M A	1	2	3	3	->	1	0	1	8	9
14.	1SG13EC018	ARCHANA PANIGRAHI	1	2	3	3	C	1	6	1-1	8	8
15.	1SG13EC021	ARPITHA H S	1	2	3	4	3	0	Ó	116	0	1
16.	1SG13EC023	BABA FAKRUDDIN R	1	2	2	3	3	5	6	2	8	8
17.	1SG13EC024	BENAKA PRASAD S T	1	2	3	4	5	6	7	8	9	10
18.	1SG13EC025	BHARATH V	1	2	2	Ú	6	0	6	7	3	8
19.	1SG13E=027	CHITHRA H S	1	2	300	4	3	7	0	8	a	
20.	1SG13E0028	DASHAVANTH K	1	2	a	3	11	6	1	19	8	10
21.	1SG13EC033	GAURAV RANJAN	1	2	3	y	-	7	0	0	9	-
22.	1SG13EC331	GUNA SHEKAR G	1	2	2	1.	2	0	-	8	0	10
23.	1SG13EC033	HARSH KOTHARI	1	2	32	3	17	y	d	P	=	8
24.	ISG13EC03≤	HARSHITHA R	1	2	3	u	2	1	2	0	4	0_
25.	1SG13EC035	JAYANTHI SRI HARIPRIYA	1.	2	3	4	5	6	7	8	9	10
26.	1SG13EC036	KALPANA K	1	2	3	11	4	~	5		7	The second second
27.	1SG13E0C37	KARAN BHARTI	1	2	2	1.	0	1	3	6	9	8
28.	ISG13E€38	KARTHIK H R	1	2	3	3	13	0	- (	8		(0
29.	ISG13EC)39	KAVANA S THEERTHA	1		3	4	1	5	0	(	8	8
30.	1SG13EC040	KAVYASHREE K T	1	5	2	4	7	0	7	0	9	17.
31.	1SG13EC041	KHUSHBU	1	222223	33	3	5	6	1	8	J	10
32.	1SG13EC042	KOMALA B	1	0	3	2	2	->	6	-	8	9
3.	1SG13EC(43	KUSHAL GOWDA B	1	0	0	4	2	0	,1	8	8	9
4.	1SG13ECC44	LAVANYA M	1	0	333	3	5	2	6	6	-	8
5.	ISG13ECC45	M ABHILASH	1	The second second	0	3	4	5	>	6	1	8
6.	1SG13EC049	MAHADEVA N	1	22	3	3	4	2	6	1	U	-
7.	1SG13EC050	MANASA J	1	2	2	3	4	>	6	2	8	9
8.	1SG13EC353	MANISHA S	1	ol	32	3	5	6	7	81	8	9

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesaraghatra Main Road
Bengeluru - 560 057



Sapthagiri College of Engineering ≠14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 5€0057 Electronics and Communication Engineering

40. 41. 42. 43. 44. 45.	1SG13EC055 1SG13EC057 1SG13EC158 1SG13EC159	MINAKSHI KUMARI NAGAVENI H	i	2	3		13	12	6			18
42. 43. 44. 45.	1SG13EC158 1SG13EC159	NAGAVENI H	-		1	111	P.C.	1	-	0	-	
43. 44. 45.	1SG13EC159	2212 000 1000	1	2	3	3	5	6	1	8	3	10
44. 45.		NAMRATHA	1	12	2	3	14	5	6	17	8	9
45.	A STATE OF THE PARTY OF THE PAR	NANCY M	1	1	200	3	2	15	5		8	9
-	1SG13EC061	NEHA KAMATH G	i	2		4	3	4	5	6		8
4-	1SG13EC052	NETHRAVATHI V	i	2	33	u	5	6	2	18	8	9
46.	1SG13EC053	NIKHIL NARAYANA K	1	2	2	3	1000	5	1	6	7	8
47.	1SG13ECC64	NISHA K MERTA	1	2	3	3	4	5	6	8	8	9
48.	1SG13EC365	NITHIN J	1	2	2	4	5	5	-	1	9	8
49.	1SG13ECX6	P BOUNESH	1	2	3	13	u	5	6	6	8	9
50.	1SG14EC423	CHANDRASHEKAR GOWDA	1	2	3	4	0	1	-	8	9	9
51.	1SG14EC404	DIWAKARA	1	2	3	y	1	5	1	0	)	-
52.	ISG14EC405	ESHWAR M	1	2	3	14	1	5	6	1-1	8	9
53.	1SG14EC=05	GANGARAM•B P	1	2	7	3	1	2	6	1-1	8	9
54.	1SG14EC407	HARINI C		2	2	3	4	6	6	-	8	8
55.	1SG14EC4C3	HARSHITHA B N	1	2	3	3	4	3	6	-1	8	9
56.	1SG13EC127	GOWTHAM N	1	2	g	11,	1	1	6		8	
57.	1SG13EC125	ANUP KUMAR	1	2	-	4	5	6	4	8	-	10
58.	1SG13EC129	RAJU B L	i	1	322	3	5	6	-	0	2	10
59.	ISGI3EC132	NIKKHILESH	1	1	5	3	4	3	5	1	-	8
60.	1SG09EC07E	SUNITH VEERESH	1	2	2	4	5	6	3	8	d	
61.	ISG10EC0#@	SHRUTHI B J	1	2	33	4	5	6	-		0	10
62.	1SG11EC00™	AMRIT RAJ	1	2	3	4	5	5	6	8	8	9
63.	1SG11EC019	CHANDRASHEKAR A N	1	2	3	3	u	5	1	-	8	9
64.	1SG11EC045	PAVAN P(YB)	1	2	3	ü	5		6			2
65.	ISGI1EC079	SOURABH KUMAR	1	1	2	3		6	1	8	9	10
66.	1SG12EC411	SINGH		-		2	4	5	0	7	8	9
67.	1SG13EC401	MURUGESH P D	1	1	3		4	5	6	1	8	2
68.	1SG13EC407	AKSHATHA V P CHAITHRA G C	1	2	300	2	3	4	5	6	-/	8
69.	1SG13EC413	RAFIJ	1	2	-	-	2	6		8	9	10
70.	1SG12EC072	PRAJWALA S	1	2	33	4	2	6	6	7	800	9
71.	1SG12EC120	VIVEK KUMAR	1	5		4	5	6	6			9
72.	1SG13EC067	P PRAJWAL	1	2	2	3	4	2	6	7		9
73.	1SG13EC070	PRASHANT	1	2	30	3			6	- 1	3	9
74.	1SG13EC071	FRAVESH P JAIN	,	2	3	4	5	5	6	6	7	8
75.	1SG13EC073	PRIYA B U	1	9	2	3	4	6	7	3	8	9
76.	1SG13EC074	PRIYA K R	1	2	3	4	5	5	6			2
77.	1SG13EC076	PRIYA V	1	200	3	4	1.	5	6	1	8	8
78.	1SG13EC077	₽RIYANKA G	1	9		14	1	5	6	0	8	9
79.	1SG13EC078	PRIYANKA M	1	22	3	4	5	6	0	8	9	
80.	1SG13EC079	FRIYANKA N H	1	2	3	u	5	6	7		330	10
81.	1SG13EC080	FRUTHVI U	1	22	3	4	2	5	6	3	6	0
82.	1SG13EC081	RAHUL	1	2	3	y	5	5	6	1-1	8	8

Principal
Sapthagiri Collect of Engineering
14/5, Chikkasandra, Heseraghatta Meth Roed
Bengaluru - 500 057



Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 550057 Electronics and Communication Engineering

83,	1SG13EC082	RAHUL KUMAR V	1	22	3	14	5	6	7	8	8	19
84.	1SG13EC084	RAKESH BHAT K H	1	2	3	3	u	Č	6	7	8	8
85.	1SG13EC085	RAKESH J	1	2	3	4	3	16	1 -7	8	a	10
86.	1SG13EC086	RAKESH M PEEDI	1	2	2	3	11	100	6	7	13	9
87.	1SG13EC092	ROOPAISHWARYA T B	1	2	3	3	4	6	6	7	8	9
88.	1SG13EC093	S SHARAN	1	2	2	3	U	r	6	6	*7	8
89.	1SG13EC094	SAHANA N	1	2	3	u	0	6	7	8	d	10
90.	1SG13EC096	SANJAY M E	1	2	3	u	2	6	1-	8	10	10
91.	ISG13EC097	SAROJ KUMAR SINGH	1	2	3	y	5	6	6	7	8	9
92.	1SG13EC099	SHARIQUE ANWAR	1	2	2	3	u	0	3	6	7	8
93.	1SG13EC101	SHOBHA R	1	2	3	u	5	3	1	-7	8	8
94.	1SG13EC102	SHRAVAN ASHOK	1	2	7	u'	2	1	3	8	8	10
95.	1SG13EC104	SHRUTHI B	1	2	3	3	11	0	1	7	3	8
96.	1SG13EC106	SHYAM SEBASTIN	1	9	3	3	11	5	- 6	5	3000	9
97.	1SG13EC108	SONIA YADAV	1	2	23	Y	5	1	5	8	0	1)
98.	1SG13EC109	SPOORTHI Y	1	2	3	u	5	5	-	7	8	10
99.	1SG13EC110	SRIMOYE SANJOY PAL	i	2	3	u	5	6	7	8	0	10
100.	1SG13EC111	SUKHPREET KAUR	1	2	3	u'	U	5	1	6	3	8
101.	1SG13EC112	SUNIL KUMAR PATIL	1	Î	2	3	4	7	6	7	8	9
102.	1SG13EC113	SUPRITH M	1	2	3	u	5	6		8	a	01
103.	1SG13EC114	SUSHMA N	1	2	3	U	6	6	-	8	d	10
104.	1SG13EC115	SUSHMITHA R	1	1	2	3	1	-	1	7	8	9
105.	1SG13EC117	V MEGHANA MENON	1	2	2	4	2	8	6	7	8	9
106.	1SG13EC118	VARALAKSHMI H C	1	2	3	3	u	6	6	7	3	9
107.	1SG13EC119	VEENA R	1	2	2	U	5	5	6	7	8	9
108.	1SG13EC120	VENKATESH G	1	Î	32	3	u	1	-	6	5	
109.	1SG13EC121	VIKAS MUDGAL	1	2	3	3	u	6	6	7	8	8
110.	1SG13EC123	VISHWAJITH V BHARADWAJ	1	2	3	4	5	6	7	7	R	9
111.	1SG13EC125	YASHWANTH K HEGDE	1	2	3	4	5	5	6	7	8	9
112.	1SG13EC126	YOGESH N	-1	2	3	3	u	5	6	7	8	9
113.	1SG14EC410	PREETHI	1	(	2	3	4	5	<	6	7	8
14.	1SG14EC411	PREMANJALI V	1	2	anosamos	4	(	6	3	8	ć,	10
115.	1SG14EC415	RAVIK	1	2	5	3	11	0	D	-7	8	9
16.	1SG14EC416	SACHIN S	1	2	2	u	5	6	7	5	0	10
17.	1SG14EC417	SOUJANYA G A	1	2	2	Ü	5	6	7	8	9	10
118.	1SG14EC418	SRINIVAS T	1	1	9	3	11	<	-	7	3	9
119.		SWATHI CHOUGALA	1	2	3		5	6		.8	9	10

Goordinator.

Sapthagiri College of Engineering 14/5, Chikkasandra, Hosaraghatte Main Road Bangaluru - 500 057

Head of the Department Electronics & Communication Sapthag ri College of Engineering Bangalori -560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 360057
ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design" Test Time Table

SI. No.	DATE	DAY	T MINGS
1	05-08-2016	Friday	3.00PM-4.C0PM

Hob
Head of the Department
Electronics & Communication
3apthagiri College of Engineering
Bangalor: 560 057

Saptragiri College of Engineering 14/5, Onkkesander, Nesanghatts Mein Rese Bengsturu - 560 057



### Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course " VLSI - ASIC Design **Question Paper**

Date: 05.08.2016 Duration:1hr

Maximum marks:50

Note: Question number 1-20 (IMark each)

Question No. 21 (30 Marks)	
Answer all the Questions:	
The utilization of CAD tools for drawing timing waveform of network of logic gates is known as	diagram and transforming it into a
a. Waveform Editor	
b. Waveform Estimator	
c. Waveform Simulator	
d. Waveform Evaluator	
2) Which among the following is a process of transforming desi	ign entry information of the size it
into a set of logic equations?	gri end y information of the circuit
a. Simulation	
b. Optimization	
c. Synthesis	
d. Verification	
3) is the fundamental architecture block or element o	f a carget PLD
a. System Partitioning	, a larger (LD.
b. Pre-layout Simulation	
c. Logic cell	
d. Post-layout Simulation	
4) In VLSI design, which process deals with the determination	on of resistance & capacitance of
interconnections?	ar constance & capacitance of
a. Floor planning	
b. Placement & Routing	
c. Testing	
d. Extraction	
5) Among the VHDL features, which language statements are exe	cuted at the same time in parallel
flow?	cated at the same thre in parallel
a. Concurrent	
b. Sequential	
c. Net-list	
d. Test-bench	
6) In Net-list language, the net-list is generatedsynthesizi	ng VHDI code
a. Before	NS THE COURT
b. At the time of (during)	
c. After	Principal
d. None of the above	Sapthagiri Collage of Engineering 14/5, Chikkasanda, Hesaraghaka Main Road Bengaluru - 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Benga uru - 560057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

- 7) In VHDL, which object/s is/are used to connect entities together for the model formation?
- a. Constant
- b. Variabl€
- c. Signal
- d. All of the above
- 8) Which data type in VHDL is non synthesizable & allows the designer to model the objects of dynamic nature?
- a. Scalar
- b. Access
- c. Composite
- d. File
- 9) Which type of simulation mode is used to check the timing performance of a design?
- a. Behavioural
- b. Switch-level
- c. Transistor-level
- d. Gate-level
- 10) In the simulation process, which step specifies the conversion of VHDL intermediate code so that it can be used by the simulator?
- a. Compilation
- b. Elaboration
- c. Initialization
- d. Execution
- 11) Which type of simulator/s neglect/s the intra-cycle state transitions by checking the status of target signals periodically irrespective of any events?
- a. Event-driven Simulator
- b. Cycle-based Simulator
- c. Both a and b
- d. None of the above
- 12) Which among the following is not a characteristic of 'Event-driven Simulator'?
- a. Identification of timing violat ons
- Storage of state values & time information
- c. Time delay calculation
- d. No event scheduling
- 13) Which among the following is an output generated by synthesis process?
- a. Attributes & Library
- b. RTL VHDL description
- c. Circuit constraints
- d. Gate-level net I st
- 14) Register transfer level description specifies all of the registers in a design & between them.

a. Sequential

b. Combinational

c. Both a and b

Principal

logic

Sapthagiri College of Engineering 14/5, Chikkasandra, Hasaraghatia Main Road

Bengsluru - 560 057



### Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

d. None of the above
15) In synthesis process, the load attribute specify/ies the existing amount ofload on a
particular output signal.
a. Inductive
b. Resistive
c. Capacitive
d. All of the abov
16) Which attribute in synthesis process specify/ies the resistance by controlling the quantity of
current it car source?
a. Load attr-bute
b. Drive attribute
c. Arrival time attribute
d. All of the above
17) Which type of digital systems exhibit the necessity for the existence of at least one feedback
path from oulput to input?
a. Combinat cnal System
b. Sequential system
c. Both a and b
d. None of the above
18) The output of sequential circuit is regarded as a function of time sequence of
A. Inputs
B. Outputs
C. Internal States
D. External States
a. A & D
b. A & C
c. B & D
d. B & C
19) The time required for an input data to settle the triggering edge of clock is known as
'Setup Time'.
a. Before
b. During
c. After
d. All of the above
20) Hold time is defined as the time required for the data to after the triggering edge of
clock.
a. Increase
b. Decrease
c. Remain stable
d. All of the above
21) Design a logical circuit Y=AB+CD and do the physical verification.
Sapthagiri Coffege of Engineering
14/5, Chikkapartura, 70-38 Gg, 057 Bengsluru - 560,057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

### Approved by Academic Committee Members & Guest Speaker

SI No.	Faculty Name	Designation	Signature
1.	Prof.Agalya P.	Associate Professor	8
2.	Prof.Shobha S.	Associate Professor	0
3.	Prof. Ravishankara M. N.	Associate Professor	Markey
4.	Prof. Shobha I Hugar	Associate Professor	0/1/0
5.	Mr. Venkatesh	Guest Speaker	Denkalet

Head of the Department Electronics & Communication Sapthagiri Gollege of Engineering Bangaluri 550 057.

Principal Sapthagiri Gollege of Engineering 14/5, Chikkasardra, Hesaraghatus Main Road Beegsluru - 550 057



c. Net-list d. Test-bench

ANSWER: Concurrent

### Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design Solutions

Duration :1hr	Maximum marks :50
Note: Question number 1-20 (1M each)	marks .50
Question number 21 (E0M)	
Answer all the Questions	
1) The utilization of CAD tools for drawing timing waveform dia	ngerom and torrise to the
network of logic gates is known as	agrain and transforming it into a
a. Waveform	
b. Waveform	Editor Estimator
c. Waveform	Simulator
d. Waveform Evaluator	Simulator
ANSWER: Waveform Editor	
2) Which among the following is a process of transforming design	entry information of the circuit
into a set of logic equations?	
a. Simulation	
b. Optimization	
c. Synthesis	
d. Verification	
ANSWER: Synthesis	
3) is the fundamental architecture block or element of a	a target PLD.
a. System Partitioning	
b. Pre-layout Simulation	
c. Logic cell	
d. Post-layout Simulation	
ANSWER: Logic cell	
4) In VLSI design, which process deals with the determination	of resistance & capacitance of
interconnections?	
a. Floorplanning	
b. Placement & Routing	
c. Testing	
d. Extraction ANSWER: Extraction	
5) Among the VHDL features, which language statements are execution?	ited at the same time in parallel
a. Concurrent	
b. Sequential	

Sapthagiri College of Engineering 14/5, Cakkasandra, Hesaraghativ, Main Road Bengeluru - 590 067



### Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

In Net-List language, the net-list is generatedsynthesizing VHDL code.     Before
b. At the time of (during) c. After
d. None of the above
ANSWER: After
7) In VHDL, which object/s is/are used to connect entities together for the model formation?
a. Constant
b. Variable
c. Signal
d. All of the above
ANSWER: Signal
8) Which data type in VHDL is non synthesizable & allows the designer to model the objects of dynamic nature?
a. Scalar
b. Access
c. Composite
d. File
ANSWER: Access
9) Which type of simulation mode is used to check the timing performance of a design?
a. Behavioural
o. Switch-level
: Transistor-level
J. Gate-level
ANSWER: Gate-level
(0) In the s mulation process, which step specifies the conversion of VHDL intermediate code so
hat it can be used by the simulator?
. Compilation
. Elaboration
Initialization
. Execution
NSWER: Elaboration
1) Which type of simulator/s neglect/s the intra-cycle state transitions by checking the status of
arget signals periodically irrespective of any events?
. Event-driven Simulator
. Cycle-basec Simulator
Both a and b
. None of the above
NSWER: Cycle-based Simulator
2) Which among the following is not a characteristic of 'Event-driven Simulator'?

a. Identification of timing violations

c. Time delay calculation

b. Storage of state values & time information

Sapthagiri College of Engineering 14/5, Chikkasancra, Hesaraghatia Main Road Sengaluru - 580 057 Principal



### Sapthagiri College of Engineering #14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

**ELECTRONICS AND COMMUNICATION ENGINEERING** 

c. No event scheduling
A YSWER: No event scheduling
13) Which among the following is an output generated by synthesis process?
a. Attributes & Library
b. RTL VHDL description
c. Circuit constraints
d Gate-level net list
ANSWER: Gate-level net list
14] Register transfer level description specifies all of the registers r a design & logic
between them.
a. Sequential
b. Combinat onal
c. Eoth a and b
d. None of the above
ANSWER: Combinational
15] In synthesis process, the load attribute specify/ies the existing amount ofload on a
particular cutput signal.
a. Inductive
b. Resistive
c. Capacitive
d. All of the abov
16) Which attribute in synthesis process specifies the resistance by controlling the quantity of
current it can source?
a. Load attribute
b. D-ive attribute
c. Arrival time attribute
d. All of the above
ANSWER: Drive attribute
17) Which type of digital systems exhibit the necessity for the existence of at least one feedback
path from output to input?
a. Combinational System
b. Sequential system
c. Both a and 5
d. None of the above
ANSWER: Sequential system
18) The output of sequential circuit is regarded as a function of time sequence of
A. Inputs
B. Outputs

Principal
Sapthagiri College of Engineering
14/5, Chikkasandrs, Hesaraghatts Main Road
Bongsluru - 560 057

a. A & D

C. Internal States

D. External States

b. A & C



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

C,	В	&	D	
d.	В	&	C	

ANSWER: A & C


- 19) The time required for an input data to settle \_\_\_\_\_ the triggering edge of clock is known as 'Setup Time'.
- a. Before
- b. During
- c. After
- d. All of the above

ANSWER: Before

- 20) Hold time is defined as the time required for the data to \_\_\_\_\_\_ after the triggering edge of clock.
- a. Increase
- b. Decrease
- c. Remain stable
- d. All of the above

ANSWER: Remain stable

21) Design a logical circuit Y=AB+CD and do the physical verification.



Approved by Academic Committee Members & Guest Speaker

SI No.	Faculty Name	Designation	Signature
1.	Prof.Agalya P.	Associate Professor	1
2.	Prof.Shobha S.	Associate Professor	71
3.	Prof. Ravishankara M. N.	Associate Professor	Madeel
4.	Prof. Shobha I Hugar	Associate Professor	( Carindoles
5.	Mr.Venkatesh	Guest Speaker	1 Pinhad
			1 1000

Principal

Sapthagiri College of Engineering 14/5, Chikkasandra, Hesaraghatta Main Road Bengsluru - 580 057 Head of the Department Electronics & Communication Bapthagiri College of Engineering Bangalor 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design"

### Participant Feedback

2. 1		A. C.C.A.	13.1	Satisfactory	c) Good	d) Excellent
2. 1	Harri					
	now a	appropri	ate	were the facili	ties provid	ed ?
8	a) Po	or b)	Sa	tisfactory c)	Good d)	Excellent
3. (	Oppoi	tunity t	o asl	questions fo	r clarificati	on and interaction with presenters
	a)	Poor	b)	Satisfactory	c) Good	d) Excellent
4. I	Effect	iveness	of th	ne Hands-on S	Sessions	
	a)	Poor	b)	Satisfactory	c) Good	d) Excellent
5. 7	Горіс	and con	tent	s of the Certif	ication Cou	urse
	a)	Poor	b)	Satisfactory	c) Good	d) Excellent
6. F	How d	o you ra ed ?	ate tl	ne Certi∄catio	n Course c	ompared to other workshops that you have
	a)	Poor	b)	Satisfactory	c) Good	d) Excellent
7. (	Jenera	ılly how	wa.	s your overall	experience	during the Certification Course
	a)	Poor	b)	Satisfactory	c) Good	d) Excellent
8. A	Any St	iggestic	ns:			

Jany. M Student Name

Student Signature

Prioripal
Sapthagiri College of Engineering
14/5, Chikkesandre, Hesareghate Main Road
Bengaluru - 550 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057
ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design"

### Participant Feedback

1.	How was the overall organization of the Certification Course?
	a) Pcor b) Satisfactory c) Good d) Excellent
2.	How appropriate were the facilities provided?
	a) Poor b) Satisfactory c) Good d) Excellent
3.	Opportunity to ask questions for clarification and interaction with presenters
	a) Poor b) Satisfactory c) Good (d) Excellent
4.	Effectiveness of the Hands-on Sessions
	a) Poor b) Satisfactory c Good d) Excellent
5.	Topic and contents of the Certification Course
	a) Pocr b) Satisfactory c) Good d) Excellent
6.	How do you rate the Certification Course compared to other workshops that you have attended?
	a) Poor b) Satisfactory c) Good d Excellent
7.	Generally how was your overall experience during the Certification Course
	a) Poor b) Satisfactory c) Good d Excellent
8.	Any Suggestions:
	Preetic Student Name Student Signature

Principal

Sapthagiri College of Engineering 14/5, Chikkasandra, Herarghatia Main Fead Bengaluru - 550 c57



#14/5, Chikkasa-dra, Hesaraghatta Main Road, Bengaluru – 560057 **ELECTRONICS AND COMMUNICATION ENGINEERING** 

### 5 days Certification Course on "VLSI - ASIC Design" Participant Feedback

1.	How was the overall organization of the Certification Course?				
	a) Poor b) Satisfactory c) Good d'Excellent				
2.	How appropriate were the facilities provided?				
	a) Poor b) Satisfactory c) Good d) Excellent				
3.	Opportunity to ask questions for clarification and interaction with presenters				
	a) Poor b) Satisfactory c) Good d) Excellent				
4	Effectiveness of the Hands-on Sessions				
	a) Poor b) Satisfactory c) Good d) Excellent				
5.	Topic and contents of the Certification Course				
	a) Poor b) Satisfactory c) Good d) Excellent				
6.	How do you rate the Cert fication Course compared to other workshops that you have attended?				
	a) Poor b) Satisfactory e) Good d) Excellent				
7.	Generally how was your everall experience during the Certification Course				
	a) Poor b) Satisfactory c) Good d) Excellent				
3.	Any Suggestions:				
	1 D.				
5	Student Name Student Signature				

Student Signature

Principal
Sapthagiri College of Engineering
14/5, Chikkasandra, Hesszraghutta Main Road
Bengaluru - 580 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 ELECTRONICS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design"

### Participant Feedback

1.	. How was the overall organization of the Certification Course?				
	a) Poor b) Satisfactory c) Good d) Excellent				
2.	How appropriate were the facilities provided ?				
	a) Poor b) Satisfactory c) Good d Excellent				
3.	Opportunity to ask questions for clarification and interaction with presenters				
	a) Poor b) Satisfactory c) Good (a) Excellent				
4.	Effectiveness of the Hands-on Sessions				
	a) Poor b) Satisfactory c) Good d) Excellent				
5.	Topic and contents of the Certification Course				
	a) Poor b) Satisfactory c) Good d) Excellent				
6.	How do you rate the Certification Course compared to other workshops that you have attended?				
	a) Poor b) Satisfactory c) Good d) Excellent				
7.	Generally how was your everall experience during the Certification Course				
	a) Poor b) Satisfactory c) Good d'Excellent				
8.	Any Suggestions:				
	Priyanka G Student Name Student Signature				

Principal
Sapthagiri College of Engineering
14/5, Chikkasaadra, Hasaraghatia Main Road
Bantakuru - 500 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057 ELECTRON CS AND COMMUNICATION ENGINEERING

### 5 days Certification Course on "VLSI - ASIC Design"

### Participant Feedback

1.	How was the overall organization of the Certification Course?				
	a) Poor b) Satisfactory c) Good d) Excellent				
2.	How appropriate were the facilities provided?				
	a) Poor b) Satisfactory c) Good d) Excellent				
3.	Opportunity to ask questions for clarification and interaction with presenters				
	a) Poor b) Satisfactory c) Good d) Excellent				
4.	Effectiveness of the Hands-on Sessions				
	a) Poor b) Satisfactory c) Good d) Excellent				
5.	Topic and contents of the Certification Course				
	a) Poor b) Satisfactory c) Good d) Excellent				
6.	How do you rate the Certification Course compared to other workshops that you have attended?				
	a) Poor b) Satisfactory c) Good d) Excellent				
7.	Generally how was your overall experience during the Certification Course				
	a) Poor b) Satisfactory c) Good d) Excellent				
8.	Any Suggestions:				
<	Student Name				

Principal
Sapthagiri College of Engineering
14/5, Chikkasancra, Hessischeita Main Road
Baegeluru - 560 057




#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru - 560057 **ELECTRON CS AND COMMUNICATION ENGINEERING** 

### **FEEDBACK ANALYSIS**

Certification Programme: "VLSI - ASIC Design"

No. of students	Student Feedback (in %)				
	Excellent	Very Good	Good	Fair	
45	85	10	3	2	



### Feedback Report:

85 % of students were completely happy with the certification program and 10 % of students felt it was a good program and remaining 5 % students were satisfied with the program.

### Action Taken:

CO- OR DIMATOR

The Feedback report which was collected from the students were sent to the principal and he would take necessary actions based on the comments and concuct more programs for the benefit of students

Principal

Sapthagiri College of Engineering 14/5, D. Ekasandra, Hesaraghatta Main Road Bengsluru - 580 057

Head of the Department Electronics & Communication

Bangalor 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING

### Certification Course - VLSI - ASIC Design Post Event Report

Department of ECE conducted Certificate Course on VLSI - ASIC Design and its applications from 25-07-2016 to 29-07-2016.

- Resource Person: Mr. Venkatesh, & Team, Intel Technology India Pvt. Ltd.
   Bengaluru
- Duration of the course : Five days from 25 07 2016 to 29 07 2016.

Objective of the Course: The five day course made the students to be familiar with the major concepts in VLSI - ASIC Design which is a main platform for their career .Certificate Course became the vital step to improve the knowledge of students

### Session wise Report

Date	Report				
25.07.2016	Speaker delivered talk on Introduction to VLSI Design, Full custom, Semi custom, ASIC and FPGA design, its Significance and compiler				
26.07.2016	Speaker delivered talk and Hands on session on RTL Synthesis and Functional Simulation				
27.07.2016 Speaker delivered talk on Physical Design flow – Theory Concepts an Bas cs of Physical Design					
28.07.2016	Speaker delivered talk and Hands on session on Physical Design flow				
Speaker delivered talk and Hands on session on Physical Verification — 25.07.2016 Rule Check (DRC) and Layout Versus Schematic (LVS) checks, Routing a planning					



Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road, Bangalore- 560 057



#14/5, Chikkasandra, Hesaraghatta Main Road, Bengaluru – 560057

ELECTRONICS AND COMMUNICATION ENGINEERING



Students with Resource Person in ASIC Design Certification course

### Conclusion:

They felt bonhomic after the course they took. A sense of satisfaction was also seen. Faculty members were also equally benefited with the course. They felt more expedient while delivering the lectures as the margin was erased between these students and others. A structured environment was created. This helped in the smooth flow of academic lesson plan by adhering to the timelines. This Course helped the student to improve their knowledge in VLSI - ASIC Design.

CO-CRDINATOR

HOD

Head of the Department's Electronics & Communication Sapthagiri College of Engineering Bangalor 560 057

Sarthagiri College of Engineering Chikkasandra, Hesaraghatta Road, Bangalore-560 057



# SAPTHAGIRI COLLEGE OF ENGINEERING

#14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57 DEPARTMENT OF ELECTRONICS AND COMMUNICATION

Five days certification course on

"VLSI—ASIC DESIGN"

## CERTIFICATE

This is to certify that Mr/Ms ...

.....has attended

five days certification course on "VLSI-ASIC DESIGN" organized by the Department of Electronics and Communication Engineering, Sapthagiri college of Engineering, Bengaluru from 25<sup>th</sup> July to 29<sup>th</sup> July 2016.

H.O.D., Dept. of ECE S.C.E., Bengaluru

Sapthagiri College of Engineering Chikkarandra, Hesaraghatta Road,



### #14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57 DEPARTMENT OF ELECTRONICS AND COMMUNICATION SAPTHAGIRI COLLFGL OF ENGINEERING Five days certification course on

"VLSI—ASIC DESIGN"

## CERTIFICATE

five days certification course on "VLSI—ASIC DESIGN" organized by the Department ...has attended 

of Electronics and Communication Engineering, Sapthagiri college of Engineering, Bengaluru from 25<sup>th</sup> July to 29<sup>th</sup> July 2016.

H.O.D., Dept. of ECE S.C.E., Bengaluru

Sapthogiri Cullege of Engineering



### #14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57 DEPARTMENT OF ELECTRONICS AND COMMUNICATION SAPTHAGIRI COLLEGE OF ENGINEERING Five days certification course on

### "VLSI—ASIC DESIGN"

## CERTIFICATE

..has attended ANUPAMA M. A This is to certify that Mr/Ms ....

five days certification course on "VLSI—ASIC DESIGN" organized by the Department of Electronics and Communication Engineering, Sapthagiri college of Engineering, Bengaluru from 25<sup>th</sup> July to 29<sup>th</sup> July 2016.

H.O.D., Dept. of ECE S.C.E., Bengaluru





### #14/5, CHIKKASANDRA, HESARAGHATTA MAIN ROAD, BENGALURU-57 DEPARTMENT OF ELECTRONICS AND COMMUNICATION SAPTHAGIRI COLLEGE OF ENGINEERING Five days certification course on

"VLSI—ASIC DESIGN"

## CERTIFICATE

ABHISHEK N. R. This is to certify that Mr/Ms .....

.has attended

five days certification course on "VLSI-ASIC DESIGN" organized by the Department of Electronics and Communication Engineering, Sapthagiri college of Engineering, Bengaluru from 25<sup>th</sup> July to 29<sup>th</sup> July 2016.

H.O.D., Dept. of ECE S.C.E., Bengaluru

Sapthagiri College of Engineering