# CBCS SCHEME

USN				LIFECO
USIN				'15EC33

## Third Semester B.E. Degree Examination, Dec.2018/Jan.2019 **Digital Electronics**

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

#### Module-1

Define combinational logic. Design a combinational circuit which takes two, 2 bit binary 1 numbers as its input and generates an output equal to 1, when the sum of the two numbers is

b. Simplify using Karnaugh map. Write the Boolean equation and realize using NAND gates.  $D = f(w, x, y, z) = \sum m(0, 2, 4, 6, 8) + \sum d(10, 11, 12, 13, 14, 15).$ (06 Marks)

Define canonical SOP and canonical POS. Expand  $f = (\overline{a} + b + c)(a + c + \overline{d})$  into canonical (04 Marks)

Solve using Quine-McCluskey tabulation method,  $f(a, b, c, d) = \Sigma m(0, 1, 4, 5, 9, 10, 12, 14, 15) + \Sigma \phi(2, 8, 13)$ Obtain the minimal form of the given function. Verify the result using k-map.

(12 Marks)

Module-2

Define decoder. Implement full subtractor using a decodes. Write the truth table. (08 Marks) Compare ripple carry adder and look ahead carry adder. Explain the circuit and operation of a 4 bit binary adder with look ahead carry, (08 Marks)

Design and implement one bit comparator. 4

(04 Marks)

b. Implement the multiple functions:  $f_1(a, b, c, d) = \Sigma(0, 4, 8, 10, 14, 15)$  and  $f_2(a, b, c, d) = \Sigma(3, 7, 9, 13)$ 

using two 3 to 8 decoders, i.e. 74138 ICs.

(06 Marks)

Implement full adder circuit using 8:1 multiplexer.

(06 Marks)

Module-3

What is gated SR Latch? Explain the operation of gated SR Latch, with a logic diagram, 5 truth table and logic symbol. (08 Marks)

Derive the characteristic equation of SR, JK, D and T flip-flops with the help of function tables. (08 Marks)

OR

Explain the operation of a switch debouncer built using SR Latch. Draw the supporting 6 a. waveforms. (04 Marks)

Explain 0s and 1s catching problem of Master Slave JK flip flop with waveform. Suggest the solution for this problem. (04 Marks)

What is edge triggered flip flop? With a neat circuit diagram, explain the operation of positive edge triggered D flip flop, using NAND gates. (08 Marks)

1 of 2

Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road

Bangalore-560 057

Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

3

# CBCS SCHEME

USN							
					Sec.	- 4	26

15EC663

### Sixth Semester B.E. Degree Examination, Dec.2018/Jan.2019 **Digital System Design using Verilog**

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

#### Module-1

- Explain with illustration, a simple design methodology followed in IC industries. (08 Marks) 1
  - Explain the following constraints imposed in real world circuits:

i) Noise margin ii) propagation delay.

(03 Marks)

Develop a verilog model for a 7-segment decoder, include an additional input, blank, that overrides the BCD i/p and causes all segments not to be lit. (05 Marks)

- Develop a verilog module of a debouncer for a push button switch that uses a debounce 2 interval of 10ns. Assume the system clock frequency is 50 MHz. (06 Marks) b.
  - Design and develop a circuit and verilog module for modulo 10 counters.

(06 Marks)

What is the distinction between a Moore and Mealy finite state machine? (04 Marks)

Write a symbol for basic memory component and explain its parts. 3 a. Explain about the multiport memories. b.

(06 Marks) (06 Marks)

Compute the 12-bit ECC word corresponding to the 8-bit data word "0110001".

(04 Marks)

Design a 64 K  $\times$  16 bit composite memory using 16K  $\times$  8 bit component.

(08 Marks)

What is the difference between asynchronous static RAM and synchronous static RAM? b.

(06 Marks)

Using a Hamming code, how many check bits are required for single error correction and double error detection for 4-bit data word? (02 Marks)

Module-3

Design a priority encoder that has 16 inputs, i[0:15]; a 4-bit encoded output, z[3:0] and a 5 valid output ie. '1' when any input is '1'. Input i[0] has the highest priority and i[15] is the lowest priority. (08 Marks)

Explain the concept of differential signaling. How does differential signaling improve noise immunity? (08 Marks)

OR

What are the purpose of logic blocks and I/O blocks in FPGA? a.

Explain different types of PCB design. b.

Explain with a neat diagram of the internal organization of a CPLD. 1 of 2

06 Marks) (03 Marks)

(07 Marks) Principal

Sapthagiri College of Engineer Chikkasandra, Hesaraghalla Read Bangalore-580 057

Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

USN					
		*1		nintry .	1985

10EC61

#### Sixth Semester B.E. Degree Examination, Dec. 2018/Jan. 2019 **Digital Communication**

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, selecting at least TWO questions from each part. 2. Assume any missing data.

- Show that time shifted Sinc function used in reconstruction of sampled signals i.e Sinc 1 (2Wt - n) are mutually orthogonal.
  - b. Explain the quadrature sampling with related block diagram, spectra and equations.
  - A Signal g(t) consists of two frequency components  $f_1 = 3.9$ KHz and  $f_z = 4.1$  KHz in such a relationship that they just cancel each other g(t) is sampled at the instants t = 0, T, 2T, ...

Where T = 125  $\mu$ s. The signal g(t) is defined by g(t) = Cos  $\left(2\pi f_1 t + \frac{\pi}{2}\right)$ 

Find the values of amplitude A and  $\phi$  of the second frequency component.

(08 Marks)

(06 Marks)

(07 Marks)

- Explain TDM technique with a neat block diagram and relevant waveforms. 2
  - The information in an analog signal voltage waveform is to be transmitted over a PCM system with an accuracy of  $\pm 0.1\%$  (full scale)

The analog voltage waveform has a bandwidth of 100Hz and an amplitude range of -10 to +10 volts.

- i) Determine the maximum sampling rate required
- ii) Determine the number of bits in each PCM word
- iii) Determine the minimum bit rate required in the PCM signal
- iv) Determine the minimum absolute channel bandwidth required for the transmission of the PCM signal. (08 Marks)
- What is the need for non-uniform quantization? Explain µ-law companding.
- 3 With the block diagrams, explain the Adaptive delta modulation system. (07 Marks)
  - A Delta modulation system is tested with a 10-KHz Sinusoidal signal with 1V peak to peak at the input. It is sampled at 10 times the Nyquist rate
    - i) What is the step size required to prevent slope over load?
    - ii) What is the corresponding SNR? Present the data 100111010 using the following digital data formats.

i) Unipolar RZ ii) Split phase Manchester ii) M-ary system where m = 4. (06 Marks)

- Define intersymbol interference and explain ideal solution for zero ISI with a mathematical 4 scheme.
  - b. A binary PAM wave is to be transmitted over a low-pass channel with an absolute maximum bandwidth of 75KHz. The bit duration is 10µSec. Find the raised Consine spectrum that satisfies these requirements. (06 Marks)
  - Write a note on Adaptive equalization.

(06 Marks)

1 of 2

Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road

Sangalore-560 057

USN						
				-	430	-

15EC62

## Sixth Semester B.E. Degree Examination, Dec.2018/Jan.2019 **ARM Microcontroller and Embedded Systems**

T	ime:	3 hrs.	lax. Marks: 80
		Note: Answer any FIVE full questions, choosing	
		ONE full question from each module.	
		Module-1	
1	a.	Explain architectural features of cortex M3 with block diagram.	(07 Marks
	b.	Briefly describe the special registers of cortex M3.	(06 Marks
	c.	What is stack and what are the instructions to access stack?	(03 Marks
			(05 Marks
		OR	
2	a.	Briefly discuss features of built in nested vector interrupt controller.	(09 Mayles)
	b.	Write a short note on :	(08 Marks)
		i) Debugging support	
		ii) Interrupts and exceptions supported by cortex M3.	(08 Marks)
			(oo marks)
		Module-2	
3	a.	Explain memory map of cortex M3 with diagram.	(08 Marks)
	b.	Write C language program to toggle an LED with small delay in cortex M3.	(05 Marks)
	c.	Explain the 32 bit multiply instruction set.	(03 Marks)
			t) (4
		OR	
4	a.	Explain arithmetic instruction set with example.	(07 Marks)
	b.	Briefly explain shift and rotate instructions with diagrams.	(07 Marks)
	c.	Explain working of following instructions:	-
		i) CMP ii) TST iii) CMN iv) REV.	(02 Marks)
	-		
5	6	Module-3	
3	a	Explain the sequence of operations for communicating with an I2C slave de	vice. (08 Marks)
	b.	Write the differences between:	
		i) RISC and CISC  ii) Harvard architecture and Von Neumann architecture	
		ii) Harvard architecture and Von Neumann architecture.	(08 Marks)
		· ·	

OR

Briefly explain PLDs and types of PLDs.

(06 Marks)

Write short note on:

i) Optocoupler

ii) COTS.

c. Explain working of DRAM.

(08 Marks)

(02 Marks)

1 of 2

Principal Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road Bangalore-560 057

Important Note: 1. On completing your answers, compulsorily draw diagonal cross line

1 of 2

Sapthagiri College of Engineering Chikkasandra, Hesaraghatta Road Bangalore- 560 057

10EC662

(08 Marks)

USN

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.